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ABSTRACT
The Dual Frequency Receiver System designed for radio occultation
measurements of the ionosphere and atmosphere of Venus as part of the
Mariner 1967 scientific payload is described. Coherent signals near
50 and 425 MHz transmitted from the 150-ft-"dish" field site at Stanford,
California are received and compared aboard the spacecraft. Information
relative to the medium through which the signals have traveled is fed to
the spacecraft Data Automation Subsystem for transmission to earth. This
report covers in detail the design and construction of the scientific
instrument.
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I1. INTRODUCTION
An instrument for inclusion in the Mariner 1967 spacecraft was de-
signed to make measurements of the Venusian ionosphere and atmosphere by
radio occultation of the planet. Transmissions from Stanford, California
at coherent carrier frequencies of 49.8 and 423.3 Eft phase-modulated at
7692 or 8692 Hz are received on board the spacecraft. In the instrument,
the 8-1/2th subharmonic of the higher frequency is compared with the
lower frequency to provide a beat frequency which is measured by counting
positive and negative zero crossings, These counts provide a dispersive
Doppler measurement of the change in the amount of plasma along the path
-with one count representing a change of about 2 X 10
14
 electrons in 2
A measurement of the relative phase of the phase modulation at the
two radio frequencies provides a differential group path measurement.
From this the total integrated electron number density can be calculated
with an accuracy of about 2 X 101 6
 
electrons m -2
Carrier amplitudes and frequencies are also measured at both radio
fr1 equenciels. Changes in amplitude during the Venus occultation might be
interpreted in terms of focusing and defocusing in the ionosphere, de-
focusing in the neutral atmosphere, absorption in the ionosphere or
atmosphere, or diffractive cutoff of signals by the limb of the solid
planet.
The dual-frequency receiver (DFR) utilizes modules originally designed
by TRW Systems for a space-probe transponder. Modifications to the design
for this dual-frequency scientific application were performed by SRI under
NASA Grant NsG 329 to Stanford University in,1963 in anticipation of pos-
sible use in Mariner IV. This opportunity did Pot materialize, so the de
sign was first used in the'Pioneer program. The redesigned radio-frequency
modules used in the Pioneer and Mariner instruments are identifical and are
built by TRW Systems.
Ae
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The remaining circuitry was designed and constructed especially for
Mariner V at SRI. This circuitry includes the power Supply, the digital
and analog data conditioning and subcommutation circuitry, the calibrate
switch, and the loop operational amplifiol°s for the receivers. The analog-
to-pulje-width converter included in the instrument was supplied by the
Jet Propulsion Laboratory, Construction techniques developed and proven
in the Pioneer instrument design were utilized.
This report describes the design and construc+ion of the Scientific
Instrument for the Dual-frequency Radio Occultation experiment aboard
Mariner V. Although the characteristics of the three instruments built
are extremely similar, all performance and calibration data included is
for the prime flight instrument, serial number 3,
Scheduling of this development was extremely tight. Only 7-1/4 ,months
elapsed between contract date and the scheduled and accomplished delivery
of flight hardware. Subtracting time required for parts screening and
ageing and for quality control procedures left very little time for design
and test. Although .a few known design problems exist in the finished
instrument, they do not in any way affect the scientific value of the
experiment.
Three Operational Support Equipments (OSE) and one Bench Checkout
Equipment (BCE) were built for prelaunch testing of the instruments. One
of the SASE is used as part of the BCE. The design and use of these units
is covered in the "Instruction Manual for the Dual-Frequency Receiver BCE
and OSE for Mariner 1967."
l
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1	 2, SIGNIFICANT INSTRUUMT CHARACTERISTICS
2.	 Roc(-Avor System
The instrument consists 
of 
a dual Tronluency coherent phaso-lockod
loop receiver system, plus the circuitry required to analyze, control and
prepare the data for transmission to the spacecraft data system, 	 The re-
coivor design frequencies 49.8 and 423.3 M11z are the second and seventeenth
harmonics respectively 
of 
'the 24.9 MHz first Intermediate Frequency (IF),
The two receiver channels have identical 
IF 
amplifiers with a second. con-
version to I MHz,	 The 7 MHz IF out-puts are compared in quadraturo phase
detectors with a 7 MHz roXoronce oscillator. 	 In addition to providing
the audio outputs j the in-phase detectors called the loop phase detectors
provide outputs that are processed by operational ampliTiors and used to
control 31.9 MHz voltage controlled crystal oscillators %fVCO).	 The two
31.9 AMz VCO's are u,,-, ed directly for second mixer injection in their ro-
spectivo receivers,
	
Harmonics of the reference oscillator and the VCO in
the 423.3 MHz channel are mixed to provide first mixer injection in both
receivers,	 The 423.3 MHz receiver is a coherent pb ,ase-locked loop.	 The
49.8 MIz receiver is phase-locked but not coherent since the first mixer
injection is derived from- the 423.3 MHz receiver,	 The two 31.9 NUIz VCO's
are compared to obtain the difference frequency normalized to 49.8 MHz.
These relationships are detailed in the block diagram $ Thvg. No. D-5966-2.
2.2. Data Outputs
The receiver outputs used are these:
(1) The dispersive Doppler or A°', which is the frequency dif-
ference between the received carriers normalized to
49,8 MHz [Af :-t P49.8 -(2/17)F423,31 [NOTE: this frequency
is multiplied by 2 in the data system];
(2) The audio output from the loop phase detectors (7692-11z
or 8692-Hz tone);
3
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(3) The VCO control voltage, which is the output of the loop-
phase detector modified by the loop amplifier, and is
proportional to received frequency;
(4) The output of the quadrature phase detector, which is a
function of the signal-to-noise ratio in the IF bandwidth.
2.3. IF Bandwidth
The bandwidth of the IF amplifiers in estab lished in the first IF
stage by a crystal filter. These filters have accurately controlled
linear phase characteristics so that the group path delay changes very
little with frequency over the narrow operating range of the receiver.
In addition, the two filters for a given instrument are phase matched
within 2 0 over the center 21 kIiz of the passband. The bandwidth of the
filters is approximately 45 kHz.
2.4. Loop Bandwidth
The loop bandwidth of the receiver determines the minimum signal-to-
nose ratio at which t6.,, receiver will stay locked to the input signal,
and therefore the threshold sensitivity of the instrument. The loop
bandwidth is controlled by the time constant in the operational amplifier
and by the loop gain of the receiver, which is a function of the signal-
to-noise ratio in the IF. At threshold signal level, the loop bandwidth
of the 49,8- and 423,3-MHz receivers is about 20 and 40 Hz, respectively.
Figure 2.1 shows the relationship between bandwidth and signal level.
I
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k25. Loop_ Phase-Detectors
In addition to demodulating the phase-modulated signal to provide
the audio output of the _receiver, the loop phase detectors provide a
voltage proportional to the phase error in the locked loop. This voltage,
as modified by the loop amplifier, is used to control the VCO in each
receiver. As a result of the frequency-generation scheme utilized, the
two loop phase detectors operate on opposite slopes of their output
characteristic. As a result of this, the audio output from the two re-
ceivers will be 180 .degrees out of phase for in-phase modulation at the
receiver inputs. This can be understood by observing the effect of a
Fy
4
iI
I
n
200
I80
MOD, INDEX	 1,16 RADIANS
t 160
I
140 423 MHz
s 120
I
3 IObZ J
49,8 MHz
1
80
r.
60
X
a
^,
'^
40
x;
20
0
—120,
	
—130	 -140	 7150
FIG. 2.1	 LOOP BANDWIDTH vs SIGNAL LEVE,' ' l
1.
i;
;U	 ;
5
if
change of frequency at each of the two receiver inputs.	 If the 423.3-MHz
frequency is increased by a small Amount, the frequency of the VCO must
increase to remain phase-locked.	 If the 49.8-MHz frequency increases,
the VCO frequency must decrease to remain phase-locked.
2.6,	 Amplitude Phase Detectors
The amplitude phase detectors are identical to the loop phase
detectors except that the reference oscillator signal provided to them
is shifted by 90 degrees. 	 While the phase-locked loop is holding the
w
output of the 7,00p phase detector near zero, it is therefore holding
the output of the amplitude phase detector near maximum.	 When the re-
ceiver is locked, the output of the amplitude phase detector is propor-
tional to the amplitude of the coherent signal at its input.	 This is a
function of the signal-to-noise ratio in the IF noise bandwidth because
the IF amplifiers limit on input noise.	 A calibration curve for this
output is provided in Section 5
i
2.7 Modulation Phase Detector
The phase difference between the audio tones from the two receivers
is measured in the modulation phase comparator. This phase difference is
the differential group path delay measurement performed by the instrument.
Tones of either 7692 or 8692 Hz are mixed with an internally generated
8192-Hz signal to produce 500 Hz. Phase-locked loops are used to filter
the 500-Hz signal from the noise. The phase of the VCO's in the phase
locked loops is compared to produce a d.c. output which varies as a
triangular function of phase, repeating every 360 0 . The two frequencies
allow ambiguities up to 7 or 8 cycles of phase shift to be resolved. A
calibration curve for this output is shown in Section 5.
In order to calibrate any differential group path delays occurring
6	
;
in the two receivers or in the modulation phase, comparator, ,a calibrate
switch is provided. This switch connects the inputs of the IF amplifiers	 01
in both receivers, in parallel, to the output of the 423.3-MHz front end,
	
i
thereby providing a reference In-phase-signal in the two channels.
6
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2.e. Dispersive Doppler Data
The difference frequency between the 49.8-tlHz received signal and
the 8-1/2th subharmon c of the 423.3-MHz received signal is exactly the
difference frequency between the two VCO's when both phase-Locked loops
are locked. A sinusoidal signal of the difference frequency is produced
{ by the fourth mixer. The positive and negative zero crossings are counted
in a ten-bit binary counter thereby doubling and accumulating the difference
w	
frequency. A fixed frequency offset is normally introduced at 'the trans-
mitter in order to differentiate between positive and negative Doppler.
The contents of the counter are non-destructively shifted in parallel
into a ten-bit shift register and serially shifted out on command from
the spacecraft data system.
2.9. Data Format
The spacecraft data system has two basic data formats, one for the
real-time data used in both the interplanetary and encounter modes and
one for the recorded data normally used only in the encounter mode.
The-real-time format consists of 42 ten-bit words. In the inter-
planetary mode, Words 1 through 28 are devoted to science data while
Words 29 through 42 are used for engineering data.	 In the encounter mode,
1
all words are devoted to science data.	 The data rate for the real -time
data is 33-1/3 bits per second (bps) for the first month and 8-1/3 bps for 
_
b the rest of the mission.,
The recorded data format consists of 42 eight-bit words. 	 The data
are sampled and assembled in a core buffer to be transferred to the two
magnetic tape tracks at a rate of 66-2/3 bps.
The DFR data consists of five analog voltages and one 10-bit digital
word.	 To facilitate the understanding of the data system and how the DFR
functions, these data have been assigned the following letters;
A	 MOD 0
B	 CARR 1
C	 VCO 1
VVflu 7
-
rI
I
r;f
^^	 I
i+
A	 CA'RR 2
E;	 VCO 2
AX ( digital).
The five analog voltages are subcommutated into the analog to pulse-
width converter in the instrument under the control of the RESET DFR, STEP
COMMUTATOR AND SELECT MOD 0 pulses supplied by the spacecraft data system.
The pulse timing diagram is shown in Figure 2,2 and the resulting sub-
commutation sequence is shown in Figure 2.3. The sampling for the recorded
data is such that one word (analog or digital) is sampled for each bit of
each real-time word. The sequence of subcommutation changes every even
real-time frame. This subcommutation continually takes place whether or,
not the tape machine is running and occurs for both encounter and inter-
planetary modes of operation,
The real-time (RT) analog word (RT Word 21) is the same word that is
sampled in Bit 1, Word 21 in the recorded data format. The real-time data
sequence is therefore ABACADAE, which repeats every eight real -tame frames.
The real -time digital word (RT Word 20) is the same word that is
sampled in Bit 1, Word 19 of th e recorded data format.
The RESET DFR pulse occurs every eight real-time frames in Word 21,
Bit 1. This pulse assures that the subcommutation sequence takes place
in the correct order.
The instrument is automatically calibrated every 512 real-time frames
when a DFR CAL pulse is generated in Word 21, Bit 1 approximately 108 µsec
,t
after the RESET DFR pulse.	 The instrument stays in calibrate for eight
real-time frames until the next RESET DFR pulse occurs.
2.10.	 Instrument Performance
49.8 MHz 423.3 MHz
Receiver noise temperature 3000K 8700K
Receiver noise figure 3 dB 6 dB
Assumed antenna noise temperature 80000K 400K
System noise temperature 83000K 9100K j
i_
i
I
I
r
^E
E
Design level of total received power
(Half power in first order side-
bands, one cycle skip in 10 hrs.
For one cycle skip in 10 min.,
subtract A13 dB.)
Loop noise bandwidth at design level
Signal range for meaningful amplitude
measurement
Signal-amplitude-readout time constant
VCO control-voltage readout time constant
Modulation-filter loop-noise bandwidth
at receiver design level
Modulation phase readout time constant
Primary power
	
-136 dBm	 -139 dBm
20 Hz	 41 Hz
	
max. -104 dBm
	
-110 dBm
	
min. -137 dBm	 -144 dBm
1.4 seconds
1.3 seconds
35 Hz	 55 Hz
14 seconds
2 watts
[t
I
}
i
DFR ANALOG
------ WORD 21 BIT
BIT SYNCH
	
	
-'
S 27µc
9µi
RESET 
	
IBM—
--^ I08µ
9µs
STEP COMM(^.	 10a µs 9µc
SELECT MOD jd
1,098 ms
A/PW READ
133 µ^
9µi
OFR CAL
	
n
DFR DIGITAL
WORD _20 SIT 5
BIT SYNCH
9 µs
DIGITAL DATA
TRANS
1,06 ms
SERIAL SHIFT ^nnnnnnnr^n j
55,5 kHz RATE
NOTES:
P	 RESET OCCURS EVERY 8 FRAMES WORD 21 BIT I BEGINNING WITH FRAME TIME ONE,
STEP COMM OCCURS EVERY WORD BITS 1, 2, 3, 4, 6, 7, 8 AND ,9,
SELECT MUD 0 OCCURS EVERY OTHER FRAME WORD 21 SIT I BEG, WITH FRAME TIME ONE,
A/PW READ OCCURS EVERY WORD BITS I, 2, 3, 4, 6, 7, 8 AND 9.
5	 CAL OCCURS EVERY 512 FAMES WORD 21 BEGINNING WITH FRAME TIME ONE,
OCCURS EVERY WORD BITS 5 AND 10,
FIG. 2.2 PULSE TIMING DIAGRAM
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3, CIRCUIT DESCRIPTION AND SPECIFICATIONS
The radio-frequency modules for the receiver were built at TRW Sys-
tems (TRW), and were based upon a design existing at TRW with modifications
specified by Stanford Research Institute (SRI) for this application. The
analog-to-pulse-widish converter was supplied by Jet Propulsion Laboratory
(JPL). All other circuitry was designed and built 4t SRI.
Radio-frequency (Rr) circuits and. the power supply are c=5tructed
on aluminum circuit boards. Other circuits are on etched, copper-clad
boards.
The modules are identified by series numbers as follows:
Series	 Description
100	 Modulation phase detector
200	 Control and analog circuits
300	 Qf counter register
400	 Power supp ly
j	 600	 VC0--49.8=N[Rz channelf 600	 Front end
700	 Intermediate frequency (IV) amplifiers
^A 800-	 VC0--423,3 -MHz channel
900	 Phase detectors.
^	 r
The modules are built into magnesium frd,nes with magnesium covers,
nn''
	
Series numbers below 100 identify frame and system descriptions.
All drawings and schematic diagrams are assembled in Section 6 and
;.,
	
	 are arranged according to series number. Iix contrast, -circuit ` descrip-
tions in this section are arranged in order, of signal flow to provide
continuity,
fi t€
,
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3.1 Front Ends--Board 600
Tho front-end modulo contains the RF amplifier and mixer stages for
both receivers, At the top of the schematic diagram 600.1 in Section 6
is the 423.34111z channel RP amplifier (Q602) . This amplifier is a grounded
base stage with neutralization that allows higher gain. The transistor,
an RCA 2N2857, was the lowest noiso-figure silicon transistor available 	 wE
at the time of design, The 2N2857's that had the lowest noise :figure
were selected for use in this stage.
k
The 423,3-MHz signal. from the collector of the RP amplifier feeds
the base of the mixer stage, Q603.	 The local-oscillator frequency of
448.2 MHz is ;Cad through a filter and .a 50-ohm matching network (T604 and f
0616) to the emitter of the mixer.
	 The local.-oscillator signal level is
about -2 dnm at the 50-ohm input to the matching network, the junction of
T604 and C616.	 The collector of the ndxer is tuned to 24.9 MHz, the first
intermediate frequency (IF).
	 All the adjustments are tuned for maximum
output from the mixer, then C602 is adjusted for best noise figure.=
'	 In the middle of the schematic diagram in Section 6 are four Iran-
sisters which form an X6 multiplier, for multiplying from 74,7 MHz to
448.2 MHz
	
Transistor Q609 is a grounded base .amplif3.er, used - or iso-
lationand amplification.
	 Transformers T612 and T611 are tuned to 74,7 MHz, s
Transistor Q605 is a tripler; its collector (C625) is tuned to 224.1 MHz.,
Transistor Q604 is an amplifier and Q601 is a doubler with its collector
(C606) tuned to 448.2 MHz.	 Transformer T601 is tapped at 50 ohms to pro-
vide output through C603 to the matching network, T604 and C616, 1(
The tuning range of the capacitors and inductors in the X6 multiplier
is broad enough so that a stage may be tuned to the wrong frequency. _'J!
Each stage must, therefore, be observed with a sampling scope or at sev-
eral frequencies with a receiver to ensure that it is performing its in-
tended function,
The RF amplifier and mixer stages for the 49.8 MHz input are shown
at the bottom of the schematic diagram.	 The RF stage, Q606 9 a grounded
emitter stage, is run mism=atched for stability instead of neutralized,
low
14
F
primarily to make its gain comparable to that of -1tohe 423.3-MUz RIB' Otago.
The comparable gain was deoired to minimize cross-talk between channels.
The base input (L604) and collector output (T613) are tuned to 49.8 MHz.
The RF amplifier is an RCA 2N2857,
The mixer, Q607, is fed with a 49.8 -Miff signal at the base and with
the 74.7 MHz local-oscillator signal at the emitter, The collector of
the mixer 0614) is tuned to 24.9 MHz,
A separate amplifier, Q608p provides the additional gain necessary
for the 74.7-MHz local-oscillator signal while reducing the 49.8-W-iz
modulation of the 74.7 ­MHz signal going through the X6 multiplier chain,
All adjustments associated with the 49.8-MHz channel are made for
maximum output at 24.9 MHz, Inductor L604 is then adjusted for best noise
f igure.
Specifications:
423.3-MHz front-end gain 18 dB (>17 dB)
Input and output impedance 50 ohms
423,3-*Hz noise figure <5 dB
423.3-MHz noise figure, corrected
for image <6.5 dB
423.3-MHz 3-dB bandwidth 2.3 MHz (<2.6 MHz)
423,3-MHz image response -4 dB
Interference in 423,3-MHz channel
due to 49.8-MHz channel -66 dB
rt
49.8-Mz front-end gain 26 dB (>20 dB)
Input and output impedance 50 ohms
49.8-Mz noise figure 3.4 dB (C3.5 dB)
49.8-Mz 3-dB bandwidth 2.3 MHz (<3.0 MHz)
49.8-MHz image reoponse .;30 dB
49.8-*Hz channel 74.7-MHz local-
oscillator level
At antenna input -52 dBm
At first mixer output -36 dBm
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Intorzoronco in 4.9.8-muz channel
due to 423.34U-1z channel
M74,fflz input level (P13A)
	
74.7 
MHz
	
448.2 MHz
448.2-MUz X6 multiplier
	
0 dBm,	 -0.8 Om (-3 dBm :k 2 dB)
50-ohm output level (junc-	
-5 dBm	 -1.0 dBm (-4 dBm :L 3 dB)ton of C603 and C616) vs.
74.7-MHz input level: 	 -10 dBm	 -1.25 dBm (-6 dBm 1 4 dB)
	-15 dBm	 -2.8 dBm (-10 dBm 6 dB)
Wlaximunl ' first mixer output
(24.9 MHz) level for
measurements	 -27 dBm
Power	 12 V	 10.6 ma
	
5 V	 0.23 ma.
3.2 IF Ampli:Pier--Board 700-1 UHF Channel, Board 700-2 V1W Channel
The receiver uses two identical IF amplifiers consisting of an
amplifier 4t 24.9 MHz, a mixer that converts the signal to 7 MHz and,
finally, a 7 W1 amplifier.	 Cable labeling differences are allowed by
the -1 and -2 configurations.
The upper half of the schematic diagram shows the first IF amplifier.
This amplifier has three transistor stages, with a stage gain of about
18 dB.	 The circuit Q is controlled by resistors shunted across the col"
lector inductors.	 The crystal filter determines the bandwidth of the
first IF amplifier and of the whole receiver.	 The input and output im-
pedance of the crystal filter is 500 ohms resistive, and is matched to
the amplifiers with transformers T702 and T703.	 Capacitor 0710 is used
to adjust for minimum ripple in the passband.	 Input and output impedances
of the first IF amplifier are at 50 ohms tolacilitate measurements.
The lower half of the schematic diagram shows the second mixer, Q7049
and second IF stage. 	 The signal input at 24.9 MHz is through a 50-ohm,
impedance-matching transformer to the base of the mixer.	 The local-
oscillator signal of 31.9 MHz is injected into the emitter.	 A tuned
16
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Vnetwork, 0.728 and T707, matches the emitter to the 50-ohm local.:-oscillator
input, E709. The Local.-oscillator input level is about -3 dBm.
The next three stages with individual gain of about 24 dB make up
the 7.0-MHz second IF amplifier. Circuit Q is again controlled by resis-
tors shunted across each collector inductor. The output stage power am-
plifier, Q707, i s adjusted to 6V peak to peak (open circuit) at E708 on
a limiting signal by the selection of the emitter resistor, R727.
The output stage can drive its load (an emitter follower in the
jT,	 following module) with almost no drop in output. Because the load is
capacitive, the output transformer, T711, is retuned for maximum output
after the receiver has been assembled.	 The extra winding, E706, (TP701)
is a 50-ohm output for adjustment and measurement.
All IF stages employ current limiting. The last two stages limit on
receiver input noise. With increasing noise or signal, earlier stages
tj limit progressively.
Specifications
`^ h
	
r .^	 First IF amplifier center frequency	 24.9 MHz 1 kHz
First IF gain	 54 dB (>50 dB)
l
First IF input impedance (F704)	 50 ohms
First output impedance (Point "A"
	
..	 T705)	 50 ohms
Fir^C 1F 3-dB bandwidth (with -
	
I 	 crystal filter)
	
45 kHz
First IF bandpass ripple	 40.3 dB
First IF crystal filter
characteristicst
	
d.	 Center frequency	 24.9 MHz i 1 kHz
Phase match of matched pairs over
{ the center 22 kHz of the bandpass 	 f20
Phase symmetry about the center
frequency over the center 22 kHz
of the bandpass	 f20
Noise bandwidth	 45-kHz	 4
Ripple, center 22 kHz bandwidth 	 ±0.2 dB
3-dB bandwidth	 40 kHz
17
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Z_
First IF 2-dB bandwidth without
crystal filter
Maximum output of first IF stage which
is safely below limiting level (for
gain measurements)
Second mixer input center frequency
Second mixer input impedance (point
"A" T700
Second mixer local-oscillator
frequency
Local-oscillator input impedance
Local-oscillator input level; (approx.)
Second mixer output frequency
Gain of second IF amplifier,
including mixer gain
Second IF center. frequency
Second IF output level, with
limiting (E708')
Second IF output impedance (E708)
Second IF 3-dB bandwidth
Second IF output test point output
impedance (F706)
Maximum output level of second, IF
output test point which is safely
6
^
1
r
s
1.4 MHz
-30 dBm
24.9 MHz
50 ohms
31.9 MHz
50 ohms
-3 dBm
7.0 MHz
87 dB (> 80 dB)
7.0 MHz
6 V peak to peak
will drive 1-kilohm load
180 kHz (<400 kHz)
50 ohms
a
7
i
r
I
x
fbelow limiting level (used for
gain measurements)	 -10 dBm
Power
	
12 'V	 11 6 ma
5 V 0.2 ma.
3.3	 Reference Oscillator--Board 900--VHF Channel
_f
The reference oscillator module includes the 7-MHz reference
- oscillator and buffer amplifier, and the loop and amplitude phase detec-
tors for the 49, 8-NiHz channel, -
The 7-MHz crystal oscillator is shown in the lower right'-hand corner
of the schematic diagram, 900B -1.	 The transistor oscillator,, Q905 1 has
positive feedback from the collector to the base visa transformer T903.
The 7 -MHz crystal, Y901, which; is in series with
stage to have gain only near the series resonant
the emitter, allows the
frequency of the crystal. }-
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The diode, CR904 0 rectifies some of the oscillator output to provide
negative d.c. feedback to control the amplitude of oscillation. When
i	 the oscillator amplitude exceeds 5 V zero to peak at the diode, diode
current will began to flow, thus taking current away from the emitter of
the transistor. Oscillator stability is quite good and the output ex-
hibits a frequency shift of only about 15 ops with a 1-volt change in
either power supply.
The buffer amplifier, Q904, provides the 7-MHz reference signal for
the 423,3-MHz channel phase-detector module and isolates the crystal
oscillator and the phase-detector driver inputs, Q901 and Q903, from
the load.
E The 7-MHz input signal from the second IF output drives the emitter
follower Q902. The emitter follower load is a toroidal transformer, T901,
with trfilar windings to ensure equal in-phase signals to both ,phase de-
tectors. The relatively large 5-ma d.c. emitter current is necessary to
provide enough driving power to the 1-kilohm resistors in the phase de-
tectors.
The loop phase detector is at the top of the schematic diagram and
includes T905.	 Transformer T905 is driven by transistor Q901 with a_
d.c. collector current of about 4 ma. 	 This relatively high power is re-
quired to drive the two 1-kilohm resistors (R910 and R911) in the trans-
' former secondary and the relatively low Q of the transformer.	 The
transformer is low Q to minimize the effect of temperature on phase shift
through it.	 The secondary of the transformer is bifilar wound to obtain
equal signals on both sides of the center tap.- 	 j
The phase detector is simply a half-wave switch that connects the
junction of the diodes CR901 and CR905 (Signal input) to the transformer
center tap, wires Nos. 4 and 5.	 For the half-cycle that the switch is
the RC network formedconducting, the input signal is averaged through
by R910 and R911 in parallel and C915.	 During the nonconducting half-
cycle, the RC network is not driven. 	 The output, E905, is biased to
5 V by connecting the T901 signal winding return to the 5 V supply.
s
i
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The amplitude phase detector which is driven by Q903 and T902 is
identical to the loop phase detector with the exception of a 90 0 phase-
shift network between the oscillator signal and the base of Q903. The
phase-shift network consists of the 200-ohm load 8901, phase shift ele-
ments C904 and L902, and compensation, C903, to make the network resistive.
The. phase-shift network has a Q of unity, is low impedance (200 ohms),
and hence is quite phase stable. The output terminal is E906.
The phase detector diodes, CR902 and CR903, are connected to make
the sign of the amplitude output negative with respect to the 5 V supply.
Specifications:
7-MHz oscillator frequency at 25 0C 	7.00000 MHz -1 10 cps
7-MHz buffer amplifier output level
(1720A)	 7 dBm
7-MHz buffer amplifier output im-
pedance	 50 ohms
7-MHz variation with temp. -200
to 550C 	 _	 less than ±300 cps
' 40
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Signal input level (7 MHz) (P18B) 6 V peak to peak I
Signal input impedance >1 kilohm
Amplitude phase 'detector output -1.5 V (with reference to
(E906) (locked to strong signal) the 5 V supply)
Amplitude or loop phase detector
output (strong signal, unlocked)
Amplitude or loop phase detector
3.0 V peak to peak
unbalance (noise only) <25 mV d.c.
Amplitude or loop phase detector
output impedance approx. 1 kilohm
_Amplitude phase detector 3-dB
bandwidth 16 kHz
Loop, phase detector 3-dB bandwidth 32 kHz
7-MHz reference oscillator signal; is
level at base of Q901 1.5 V peak to peak
Power
	
12 V 15.3 ma
5 V 0.35 ma.
;Y
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y 3.4 Phase Detector--Board 900--UHF Channel
The phase detector module contains the 423.3 MHz channel phase
detectors and a frequency tripler to produce 21 MHz from the 74Hz refer-
ence oscillator signal.
The 7-MHz reference oscillator signal is transformed from 50 ohms
to 200 ohms by T907. The secondary of this transformer is returned to
!	 5 V d.c. to provide base bias for the driver and tripler. transistors.
Signal level at the transistor bases is about 1.5 V peak to peak.
Transistor Q904 is a tripler with its collector tuned to 21 MHz. The
21-MHz signal is coupin.d to the output, E908, through a double-tuned cir -
cuit which provides additional attenuation to the undesired harmonics of
7 MHz,
1 , <
The amplitude and loop phase detectorF are almost identical to those
in the reference oscillator module. The only difference is that the diodes
in the amplitude phase detector (CR902 and CR903) are reversed in polarity
in this module. The need for this is explained in Section 2.5
Specifications:
21-MHz buffer amplifier output level
.: (P15B) -0.8 dBm C;> -8 dBm
21-MHz buffer amplifier outpu t
impedance 50 ohms
7 MHz reference oscillator
input level (P20B) -6 dBm
7-MHz reference Oscillator
input impedance 50 ohms
Signal input level (P12B) 6 V peak to peak
Signal input impedance >1 kilohm
Amplitude, phase detector output -1.5 V (with reference 1
(E906) (locked to strong signal) to the 5 V supply)
Amplitude or loo; phase detector
output (strong signal, unlocked) 3.0 V peak to peak
Amplitude or loop phase detector
a output (noise only) <25 mV
Amplitude or loop phase detector
output impedance approx. 1 kilohm
21
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16 kHz
32 kHz
1.5 V peak to peak
13.5 ma
4-0
Amplitude phase detector 3-dB
bandwidth
Loop phase detector 3-dB bandwidth
7-MHz reference oscillator signal
Level at the base of Q901
Power
	
12 V
5 V
	 0. 12 ma.
3.5	 Voltage-Controlled Oscillator (VCO)--Board 800--W, Channel
This module includes a voltage -controlled oscillator at 31.9 MHz
with its buffer amplifier, and the third mixer which produces 74.7 MHz
by mixing the third harmonics of 31.9 MHz and 7 MHz.
The voltage-controlled oscillator, Q804, is a grounded base amplifier
connected as an oscillator.	 The collector transformer (T808) output is
coupled through the crystal and a series -tuned circuit to the emitter.
The VCO collector circuit consists of T808, a powdered iron toroid
for a minimum temperature coefficient, capacitor C830, variable capacitor
C833, and negative temperature-coefficient capacitor (N1500) C842 for
temperature compensation. 	 The variable capacitor is tuned for maximum
output in the center (31.9 MHz) of the band,
The VCO oscillation frequency is determined primarily by the elements
between the collector transformer T808 and the emitter of transistor Q804
J	 F i
with crystal Y801 being the dominant element.
Elements L808, L804, CV801 1 CV802, and C827 form a series resonant
circuit which has an effect on the VCO frequency by its phase shift.
Inductor L808 is the center frequency adjustment, and CV801 and CV802
are voltage-controlled capacitors (reverse biased diodes) which provl^dz)
d.c. control of the VCO frequency. Capacitor C827 is a negative
temperature-coefficient capacitor (N750).
Auto-transformer T807 transforms the crystal impedance to change
VCO gain and it moves the position of the crystal impedance pole. By
this means, the phase vs. frequency characteriotic of the crystal can
22
compensate for the nonlinear voltage-controlled capacitors, thus giving
a linear frequency vs. control voltage characteristic.
The buffer amplifier consists of Q805 and collector tuned circuit
T809 and 0839, The amplifier stage is neutralized with 0843 1 allowing
higher power gain and minimizing the effect of external signals entering
the buffer amplifier on the VCO.
The rest of the circuitry in the module generates 74.7 MHz from the
VCO and the external 21 MHz. Transistor Q803 is a tripler, with its col-
lector tuned to 95.7 MHz. The collector transformer (T806) output is
coupled through a double-tuned circuit to the base of the mixer Q802
fr	 (called the third mixer). The double-tuned circuit reduces the undesired
harmonics, especially the first and second, from the tripler.
The external 21-MHz signal is fed into the emitter of the mixer at
a -6 dBm. level. The collector of the mixer is tuned to the difference
frequency, 74.7 MHz.
The mixer output is filtered first through the double-tuned circuit
which includes T804 and T803, and then through the crystal filter FL803.
This filtering reduces potentially troublesome, undesired mixer products.
The crystal filter has a 6-kHz, 3-dB bandwidth. Its 500-ohm input and
output impedances are matched with T803 and T802. These two transformers
are initially adjusted for maximum gain, then slightly readjusted for
minimum ripple in the passband.
The signal presented to the base of output amplifier Q801 is about
300 mV rms (high impedance measurement). The stage is neutralized to
obtain higher power gain and provides an output of about -10 dBm, at
50 ohms.
Specifications:
VCO frequency at 5 V input	 31.90000 MHz 4 100 cpS at 250C
VCO frequency variation over the	 +400
temperature range -200 to +550C	 less than _300 CPS
VCO transfer function	 950 100 cps/volt
VCO input range (E805)	 5.0	 3.0 V	 ^,O
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VCO buffer amplifier output
level (PUB, P19A)	 1.0 dBm (>-1 dBm)
VCO buffer amplifier output
impedance	 50 ohms
74.7-MHz output level (PUB)	 -10 dBm
74.7-MHz output level for re-
duced 21-MHz input of -16 dBm	 -15 dBm f
74.7-MHz output impedance	 50 ohms
21.4-MIiz input level (P15A)	 -6 dBm
21.0-M11z input impedance 	 50 ohms
r
Power	 12 V	 6.4 ma }
5 V
	
0.15 ma.
3.6
	 Voltage-Controlled. Oscillator (VCO) and F ourth Mixer--Board 500-•,-
VHF Channel
The VCO and its buffer amplifier in this module are identical to
those in the VCO module described in Section 3.5. 	 The fourth mixer
Of detector) is a phase detector that compares the VCO frequency in this
module with the frequency of the osci llator in the VCO %odule.
it
The buffer amplifier output from T509 drives the base of the phase
detector amplifier, Q503 1 which is tuned to 31.9 MHz by selection of
C512.	 The phase-detector amplifier, in addition to gain, provides some
isolation between the two VCO' s and between the two second mixers (in
the IF modules).
	
Resistor R515 swamps out amplitude variations due to
change of collector resistance or transformer Q with temperature and re-
duces the sensitivity of the tuning peak to temperature. 	 The amplified
signal appears at the secondary of T502. 	 This secondary is part of the
phase detector.
The signal from the other VCO buffer amplifier (in the VC 0 module) `
is applied to the base of phase-detector amplifier Q502.	 This amplifier
is tuned by selection of C505, and provides isolation as well as amplifi-
cation.	 The collector resistor, R514, makes the output less sensitive
to temperature.
r
The signal from T502` and the signal from the upper half of the
t
< secondary of T501 are added and peak-detected by diode CR501 and r
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capacitor 0508. The signal from T502 and the signal from the lower halt
of the secondary of T501 are added and poak-detected by diode CR502 and
capacitor 0509. The diodes are polarized to give a positive voltage
(relative to the 5 V supply) across 0508, and a negative voltage across
C509. The difference between these two peak-dotected voltages is obtained
from the summing resistors 8506 and R507.
The voltage across C508 is the most positive when the voltage
across T502 and the upper half of T501 are in phase. Because of the
phase reversal of the bottom half of T501, the sum of voltages across
T502 and the bottom half 
of 
T501 is at a minimum. Therefore, the voltage
across C509 is least negative and the output of the summing resistors is
positive. When the output of T502 shifts phase by half a cycle, the situ-
ation is reversed and the output of the summing resistors is negative.
Specifications;
VCO frequency at 5 V input
VCO frequency variation in the
temperature range -200 to +550C
VCO transfer function
VCO input range (E505)
VCO buffer amplifier output level
31.90000 MHz ^ 100 cps at 250C
less than +300
400 cps
-
950 ^ 100 cps/volt
5 :E 3. 0 V
(P 17B) 1.0 dBm (>-1 dBm)
VCO buffer amplifier output
impedance 50 ohms
U (fourth mixer) output level
(E507) 3 V peak to peak
Af output impedance 50 kilohms
j
'Af 3-dB bandwidth (without
additional filtering) 350 cps
Af input frequency (P19B) 31.90000 MHz
Af input level 230 mV rms
I S Af input impedance 900 ohms
Coupling through the phase
detector -60 dB
A power	 12 V 4. 5 ma
5 V 0,13 ma.
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3,7 Loop Difference Amplifier--Board 2000--VJ1F Channel
Board 20OD—WIF Channel
The loop difference amplifier is a feedback amplifier that provides
d.c. gain and includes the lag-lead network for the phase-lock loop.
This amplifier is two cascaded differential amplifiers. 'A"ho summing
point for the feedback is the base of Q201. The output is fed back to
the summing point through feedback elements R209 1 8206 1 0202, and 0206,
'The input is connected to the summing point through 8203.
The d.c, gain = R209R203
The frequency of zero In response - I	 1	 0
27T 
C202 11206 - 1	
1
2 (
	
gm of amplifier
R206 -	
I
The gain at I kHz	 gm 
of amplifier
R203
C202 and C206 are identical tantalum capacitors connected back to
back to make a non-polar capacitor. See Appendix A.5 for the expressions
used in selecting feedback component values.
The amplifier is designed to limit at 5 ^ 2 V to prevent turning the
VCO off with too large an input excursion, and to ensure that the nominal
74.7-MHz signal is within the crystal filter passband (in the VCO module).
The divider, R212 and R213, prevents the output from being less than 3 V.
Current through the emitter resistor of the output stage, R211, is just
enough to provide 7 V output with Q204 full on and Q203 off.	 Diodes
CR203 and CR204 prevent voltage saturation of the input and the output
stages when overdriven and help to keep the output from exceeding 7 V.
One of the two diode .sp CR201 and CR202 t ti-,mperature-compensatds
the base emitter dtode of the output stage to keep the output-stage
operating point constant.
	
The other diode temperature-compensates the
effect of base emitter diode of the input stage on the operating point
of the output stage.
26
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The input-stage transistors are matched for base-omitter voltage within
5 V over a temperature range of -20 0 to •600 C and. within 10 percent, for
h FE . 
The base current for 9202 will cause the same voltage drop across
8208 as the base current of Q201 will across 8203. The input stage is run.
at relatively low current (75 p in each transistor) to minimize the effoct
of changes in base current. This current is large enough to drive the see-
end stage even if the second-stage transistors had an h r of only 14.
The lag-lead network 8210 and C203 is added for stability as is bypass
capacitor C201, Capacitor C204 is added across the output so that no-load
operation and operation when driving the 10-nf VCO capacitor will not be
very different in 'terms of frequency breakpoints in the open-loop response.
The amplifier output is fed directly to the VCO, and is therefore pro-
portional to received frequency, It is decoupled by R214 and C205 and fed
to the OSE connector and to the analog gates.
fi
,Specifications,.
d, c. gain
d.c. offset at output (with input
connected to the 5 V supply)
Frequency of zero in response
for 423.3-MHz channel (200D)
for 49.8-MHz channel (200C)
approx. 20
<100 mV (relative to 5 V supply)
8.1 cps
4.1 cps
Gain at I kHz
-
3
for 423.3-MHz channel (200D) 9.4 X 10
for 49.8-MHz channel (2000 0.113
Input impedance (approx,) 25 kilohms
Output impedance
at I kHz 20 ohms
at d.c, 400 ohms
Amplifier open loop gm 75 mmho
Power	 12 V -0.70 ma
5 V (no input signal)	 0.01 ma.
3.8	 Calibrate Switch
The calibrate switch is a broad-band, solid-state, single-pole/double-
throw switch, operating at a 50-ohm impedance level. 	 The switch is con-
trolled by a flip-flop and an amplifier.
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The circuit consists of two parts , the switch portion, 200E ) and
the control flip-;Clop (part of the control circuitry, 200A).
The switch is made of two identical sections, the right and the loft
halves, Normally, the switch control voltage at B221 is zero volts and
at 9222 is 3 V. In this state, the two series diodes, CH201 and 0112021
arc conducting 1.6 ma, their total scilos resistance is roduced, to about
50 ohms and the lof t-hand switch is on. The base of tho shunt transistor
Q205 1 is biased to zero volts so that it is not conducting. Coupling
through the base collector capacity is bypassed by capacitor 0203 to keep
the signal off the control lead.
The right-hand side of the switch is OFF. The series diodes, CR203
and CR204p are biased to zero volts and look like a capacitance of 2 to
3 pX each. The shunt bipolar 'transistor is biased ON and looks like ap-
proximately 20 ohms. Bypassing and decoupling of the control leads re-
duces coupling around the switch through the control leads, Inductors
L204 and L201 are added to provide a d. c. path to facilitate testing.
When the control voltage is reversed, the switch control voltage
at E221 is 3 V and at E222 is zero volts; the left-hand switch changes
frorn- ON to OFF, and the right-hand switch changes from OFF to ON.
The control circuits are described in Section 3.9.
Specifications:
1_1
4
I
I
lot"
Switch ON insertion loss
Switch OFF, insertion loss
	
>70 dB
Input impedance level
Switch ON	 100 ohms
Switch OFF	 >1 kilohm
Control signal for switch
ON	 3-V at 1.7 ma
OFD!	 zero volts	
,^
Power	 supplied from 200A board.
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3.0. Control Circuits--Board 200B
The control-circuit module- consists of circuits for the control of
the subcommutatur switches and the calibrate switch, and for termination
of the STEP COMMUTATE, SELECT MOD 0 1 RESET DFR and START DFR CALIBRATE
command lines.
The subcommutation of the five analog outputs of the instrument is
described in Section 2.9. The subcommutation circuitry consists of two
parts: the analog switches described in Section 3.10 and the control
flip-f lops. Transistors Q201 and Q202 comprise a f lip-flop  which controls
the MOD D switch and the enable line for the other four switches. When
Q201 is turned.on, the voltage at the collector of Q201 (E212) is zero
volts while the voltage at the collector of Q202 (E220) is +10V. This
is the condition that exists after a STEP COMMUTATE pulse has been pro-
cessed. If a SELECT MOD 0 pulse is now processed, a negative-going
transition will pass through C201 and CR201 to the base of Q201. This
causes Q201 to turn off which causes Q2-02 to turn on, resulting in a
change of state in the flip-flop. The flip-flop is triggered back to
its original condition when a STEP COMMUTATE pulse causes a negative
transition to pass through C202 and CR202 to the base of Q202. This
flip-flop operates in a set-reset mode.
The other flip-flops used in the subcommutator circuits make up
divide-by-four counter. Transistors Q203 and Q204 make up one flip-flop
while Q205 and Q206 comprise the second flip-flop. The collector of Q204
is connected to the second flip-flop  through C206 or C207. These two
flip-flops  make up a standard divide -by-four ripple counter. The counter
can be triggered by either ` a negative transition at the collector of
Q207 through CR204 caused by a STEP COMMUTATOR pulse or a negative tran
sition at the collector of Q208 coupled through CR203 caused by a SELECT
MOD 0 pulse The anodes of CR203 and CR204 are connected together and
tied to C203 and C204. Resistors R209 and R214 are steering resistors
which, together with C203, C204 1 CR205 and CR206 steer the negative
r $	 ^
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transition to the base of the ON transistor, either Q203 or Q204. This
causes the first flip-flop to toggle. Every other time the first flip-
flop toggles, the collector of Q204 will fall from +10 V to zero volts.
This transition then passes through either C206 and CR208 to the base of
Q205 or C207 and CR209 to the base of Q206 1 depending on the state of the
second flip-flop. Resistors R217 and 8222 provide the bias to control the
steering of this negative transition. The collectors of Q203, Q204 1 Q205
and Q206 are wired out to E229, E228, E227 and E230, respectively, for use
on module 200A.
The counter flip-flops can be reset to a known state by a RESET DFR
pulse. When the RESET DFR pulse occurs, a negative transition on the col-
lector of Q210 passes through C205 and CR207 to the base of Q204 and
through C2`5 and CR210 to the base of Q206. This causes Q204 and Q206 to
be turned off and Q203 and Q205 to be turned on.
The calibrate switch flip-flop comprises Q212 and Q213. The flip-
flop is set by a START DFR CALIBRATE pulse which causes a negative transi-
tion at the collector of Q211,. This transition passes through C215 and
CR212 to the base of Q213, turning Q213 off and turning Q2 12 on. The
'^
r-
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flip-flop 
	 s reset by a similar negative edge caused by a RESET DFR pulse
av
passing through C214 and CR211 to the base of Q212, turning it off and
Q213 on.
Transistors Q214 and Q215 make up a differential amplifier and level }
converter which is connected to the collectors of The CALIBRATE Flip-Flop
by R234 and R235 respectively.
	
The collectors of Q214 and Q215 are wired
out to E221 and E222, respectively, to provide current to the calibration i^
switch.
	
(see Sec.
	 3.8)
The remainlung circuits on this module are pulse amplifiers and noise,
immunity circuits for the previously mentioned command lines.
Two types of noise immunity are implemented;	 an RC time constant
a
serves to reject impulse noise as well as to provide minimum input imped-
ance on the pulse lines, and a fixed bias on the emitters of the amplifiers' "`3	 f
r
establishes a threshold requirement on the pulse levels. µ
r
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Resistor R224 and C209 provide an approximate 1-µs pulse-width re-
quo:rement on the STEP COMMUTATE pulse while R225-C210, R226-C211 and
8227-C212 constitute similar circuits for the SELECT MOD 0 1 RESET DFR and
START DFR CALIBRATE pulses, These four low-pass filters are connected to
the bases of Q207, Q208 1 Q210 and Q211 1 respectively. These transistors
serve as pulse amplifiers and threshold detectors since the four emitters
are tied in parallel and connected to the emitter of Q209. The threshold
bialy results from the fact that the base of Q209 is biased at +2.5 V.
Q209 temperature-compensates Q207, Q208, Q210 and Q211 to keep the thres-
hold at a constant voltage with temperature Variations. Therefore, the
pulse level on any of the four command :lines must exceed approximatel y
+2.5 V before the pulse amplifier starts to conduct. Above that bias
level, the transistor acts as a conventional pulse amplifier to trigger
the four flip-flops described above.
The voltage on the emitter of Q209 is wired out to E226 to be used
as a threshold bias on module 300.
O
Specifications
Minimum
	 pulse voltage	 a.   
	
a	 ^.	
to be recognized (PW
	 5 µs)
STEP COMMUTATOR >2.0 V
SELECT MOD 0 >2.0 V
RESET DFR >2.-0 V
START DFR CALIBRATE >2.0 V
Minimum pulse width
to be recognized (+5 V pulse)
STEP COMMUTATOR >5 µs
SELECT MOD 0 >5 µs
a
RESET DFR >5 µs
	
1
START DFR CALIBRATE =>5 jis 
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Output voltage (typical)
E201 "O„ = 50 my
till ► =10 v
B220 ,10' ► = 50 my
E227 "O, ► = 50 my
}
,11,,
,= 10 v
B228 ► ,O„ = 50 my x
► .,1„
= 10 v
E229 ,10, ► = 50 my
n 1 ► ►
= 10v"
E230 "Of' = 50 my
'T , _ 10 v
E226 1.9 V
Output current (typical)
E22 1 11011 ^ 0
it 1" = +4 ma
B222 „O^ ► = 0
,, 1 , ► _ +4 ma
Power Requirement includes Board 200 A
;aw
+12 V 1.1 ma
r
f+5	 V_	 2.O ma
3.10. 	 Subcommutator and Levei Converter--Board 200A
A
This module containsthe circuitry to mare up the analog switch
portion of the subcommutator and the level converter. The five analog a
inputs described in Section 2.9 have a voltage range of +3 V to +7 V.
They are switched one at a time into thelevel converter which changes
the voltage range from +6 V to zero volts required by the analog-to- pulse-
width converter.	 The output of the`A/PW converter is then read out by the t
spacecraft data system.
4
Transistors Q201 through Q205 are solid-state, single-pole/single-
-	 throw FET switches,	 The sources of these transistors are tied in parallel
and form a single output link; connected tothe level converter input.	 The
s;}
s,
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asubcommutation sequence is such that one, and only one, of the switches
is turned on 9,t all times. The switch that is turned on is controlled by
the bias on th<i, individual gates of Q201 through Q205.
This bias is controlled by diodes CR201 through CR213.	 Consider the
case where Q212 is OFF and Q211 is ON.	 The collector voltage of Q211 is
near zero volts (E212) while the voltage at the collector of 9212 (E220)
is	 V.	 Since the cathode of CR201 is connected to the	 ofat +10
	
collector
Q211, it will conduct and draw current through R205.	 The other side of
8205 is connected to the common source line which is always between +3 V 	 f
and +7 V as determined by the bias in -the level converter and by the ana-
log signal passing through the turned-on switch	 Since the PET switches
are N-channel_ devices and the voltage on all the sources is above +3 V,
the 0.6 V at the base of Q201 caused by current passing through R205,
CR201 and Q211 to ground will cause Q201 to be biased OFF. 	 When the flip-
flop changes state, the voltage on the cathode of CR201 rises to +10 volts,
reverse-biasing CR201 and causing zero bias on Q201, turning it ON.
{ Transistors Q202 through Q205 require three conditions to be true
before they turn ON as set by the three input AND gates on each PET switch.	 ,-
R One input of peach of these four three-input gates_, (the cathodes of CR202,
CR205, CR210 ai:d CR211) is tied in parallel and connected to the collector
of Q212.	 This means that, when switch Q201 is turned ON by Q211, Switches
Q202 through Q205 are held OFF by Q212. 	 When the flip-flop is in the
other state, Q201 is turned OFF and the other switches are enabled and
will then be controlled by the other two inputs to the diode gates, which
are wired-to-the divide by four counters in such a way that only one
switch will be ONat a time.	 T ►ie bias on switches Q202 through Q205 is
determined in exactly the same way described for Q201 except that to turn
ON any one switch, the cathodes of all 'three diodes must be at +10 V.	 3
If any one of the diode cathodes % p at ground potential, that switch will
be held OFF
Associated with each PET switch (except Q201) is a low-pass filter
r consisting of R201, C201 and C202 for Q202, R202 and 0203 for Q203, 8203
and C204 for Q204 and R204, C205 and C206 for Q205.	 On the two VCO
U11 3s
a
Y1P A
lines (Q202 and Q205) two capacitors are used and connected back to back:
because the analog voltage is bi-polar relative to the +5 V level that
the low-pass filter is connected to.
These low-pass filters serve to reject the high frequencies that
would cause excessive noise on the analog readouts.
The level converter consists of an PET differential amplifier,
Q208 and Q209 1 driving a. PNP differential amplifier, Q206 and Q207. A
constant current source, Q210, provides a stable current to the differen-
tial amplifiers for stability. Diode CR214 provides temperature compen-
sation for Q210 while CR215 temperature-compensates Q206 and Q207. Feed-
back and gain control are provided on both sides of the differential pair
consisting of 8212 and R222 on one side and 8211 and R210 on the input
side. The closed loop gain of the level converter is A  = -Rib/2Rin
since feedbacks is provided on both sides of the differential pair.
Resistor 8218 is selected at assembly such that, with a +5.0 V
input, a +3.0 V out put results at the collector of Q207. This level
translation coupled with the gain described above results in an output
of zero volts to +6 V for an input of +6.56 V to 3.44 V. The output voltage
never reaches zero volts but is limited to values above approximately
50 mV because of the current in the feedback path flowing through the
collector `load resistor of Q207,
}}
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Specifications:
Input voltage range:
CARRIER l +3 V to +5 V
VCO 1 +3 V to +7 V
CARRIER 2 +3 V to +5 V
VCO 2 +3 V to +7 V
MOD 0 - +3 V to +7 V x . t
Output voltage range 50 mV to +6 V
Y
r
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Voltage gain
	
1.92
Control voltage levels;
nl^ ► 	
+10 V
u0it	 0. 1 V
Power requirement	 included in Board 200A.
"	 Sec. 3.9.
3.11.
	 Modulation Phase Comparator--Boards 100
The	 is designed	 themodulation phase comparator	 to measure	 relative
phase of the audio tones at the outputs of the two receivers. 	 Tones at
j
either 8692 Hz or 7692 Hz are mixed with a locally generated 8192-Hz
signal..	 The resulting 500 Hz is filtered by a phase-locked - loop which
has a noise bandwidth of about 65 Hz of threshold.	 A phase detector is
,11
used to produce a d.c. voltage that varies +:1.5 volts relative to the 	 1
" 5-volt supply as a triangular function of phase repeating each 3600.
This voltage is processed by a subcommutator and level converter on
,,	 a
Boards 200A and B and fed to the input of the analog-to-pulse-width con-
A calibration	 is shown in Section 5.verter.	 curve
The circuitry is mounted on three circuit boards.	 The 100A and
100B boards are almost identical and contain the amplifiers, mixers and
filters for the two channels.
	
The 1000 board contains the phase compara-
tor and the 8192 Hz oscillator.
3.11 . 1. 100A and 100B Boards.
	
A 10-to-1 voltage divider at the
input, R139 and R140, provides a decoupled relatively low-impedance loop-
phase-detector output for the OSB test connector.
The input signal is conditioned by an 8 kHz bandpass filter.	 This
filter is made up of a high-pass filter R101 and C101 and a low-pass filter
t^
c^ R103 and C102. The two sections are isolated by an emitter follower, Q101.
Each section is designed for 3-dB loss at 8 k1Iz.	 Signals at both 7692 Hz
i and 8692 Hz -are -converted to 500 Hz by the switching mixer R105 and Q102.
1
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The 500-ft bandpass filter following the mixer consists of cascaded
low-pass and high-pass filters, The mixer output drives the emitter
follower Q103 which drives the low-pass filter RIOS and 0103. The low- 11'1^
pass filter drives the emitter follower Q104 which drives the high-pass
filter C104 and RIIO. The center frequencies of the 500-Hz filters for
the IOOA board (49.8 MHz channel) and the 100B board (423.3 MHz channel)
are staggered in order to produce a 430 phase offset. This phase offset
is added to move the calibrate phase from the receiver output away from
the corner of the triangular-shaped phase-detector output because these
corners become rounded in the presence of noise. Rounding begins about
300 , from the corners at the design level of signal and noise.
The 500-Hz filter output is amplified about 20 times by a feedback
amplifier. The overall gain from the input of the module to the output
of the amplifier (emitter of Q107) is about 2. The amplifier has a high-
pass 3-dB point of about 320 cycles as determined by R114 and C105. It
is made up of amplifiers Q105, Q106 and the output emitter follower
Q107. The feedback loop 8112 and R118 also determines the d.c. operating
point -)f Q107,
The loop phase detector consists of the two synchronous detectors
Q109 and QliO. These chopper transistors are inverted to reduce their
offset voltage and have a minimum reverse hFE of 4.	 They operate as
half-wave detectors 1800 out of phase with each other by virtue of being j;
switched from opposite sides of the 500-Hz flip-flop. 	 The outputs drive
opposite sides of the difference amplifier Q112 and Q113.	 Between each
detector and the input to the difference amplifier is a lag-lead network J
which controls the bandwidth of the phase-locked loop. 	 Resistors 8124
and R126 C111	 lag-lead	 R127, R129and capacitor	 comprise one	 network and
and C112 comprise the other.	 Since the reverse voltage developed across
C111 and C112 is contAderably less than 0.1 volt, ordinary polar tantalum
capacitors are useO.
The difference amplifier controls the frequency of an astable multi-
vibrator (the VCO) by changing the voltage applied to the base resistors.
Resistor R137 is selected to make the VCO operate at exactly 1 kHz.
i.
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The 1-kHz VCO signal then drives the 500-Hz :flip-flop. This arrange-
ment is used instead of a 500 -Hz VCO in order to provide a symmetrical
square wave at 500 Hz to drive the synchronous detectors, The flip-flop
output swings between 0 volts and about 10 volts and is d.c, coupled to
the synchronous detectors.
3. 11.2.	 100C Boards.	 The phase detector is a.c. couples but d. c
clamped to +5 volts in order to provide an output vo yage that varies
1.5 volts relative to the 5--volt supply as a .function of phase. 	 The
. :500-Hz square wave from the 100n board is amplified by Q103 and used to
drive the switch Q106.	 The 500-Hz square wave from board 10OA switches
transistor Q104 so that the collector voltage varies from 0 to *6 volts.
The a. c. output of the emitter follower Q105 is therefore 6 volts peak-
to-peak.	 The dc. leve l i s not import ant. 	 The relative phase of the	 I
signal at Q106 and Q105 controls the charge on C105 and therefore the
output from the phase detector. 	 The output is integrated by the RC f i l-
ter comprising R112 and C107/108.
The 8192-Hz local oscillator is a conventional multvibrator com-
prising Q101 and Q102, with temperature compensation provided by the
^.; diodes CRIOI and 102-.	 Frequency is set at 8192 + 10 Hz by the trimming
resistor R103.
Specifications:
S
Input frequency (E114)	 7.692 or 8.692 kHz f 50 cps
Input voltage level
	
0.4 to 3 V peak to peak
Input impedance	 50 kilohms
Design level of spectral densi ty 	 _ 5
of input noise, No	Gone sided	 3.1 X 10	 V/Hz
Design signal level	 0.4 V peak to peak
Loop noise bandwidth at design
signal level	 67 Hz
Time constant of output filter	 14 seconds
Output voltage
	
3.5 to 6.5 V
^^^
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Output impedance
	
150 kilohms
	
Power -- 12 V
	
1.6 ma
	
5 V
	 0.07 ma
	
-14 V	 0.14 ma.
3.12, Counter Register--Board 300A-1.1
The counter register accumulates cycles 
of At at the rate 
of 
2 counts
per cycle from the of phase detector in a 10-bit counter, The counter
contents are nondestructively parallel-shifted into a serial shift reg-
ister at each occurrence of the DIGITAL DATA TRANSF4R pulse. By command
of the SERIAL SHIFT pulses, ten bits are serially shifted out if the
shift register, The highest-order bit is shifted out first.
Most OX the counter register is made of Texas Instrument series
SNR51 integrated circuits in order to save weight.	 The SNR51 circuits
were employed because they used less power than other integrated circuits
available at tho time.
As shown in Dwg. 300-1, the Af input is first filtered with capacitor
C301,	 Combined with the 50-kilohm source impedance, this capacitor makes
a low-pass filter having a 3-dB bandwidth 
of 
70 cps.	 The emitter-coupled
Schmitt trigger has an 0.8-volt hysteresis which is centered on 5 volts. J
Transistors Q302 and Q304 are used as emitter followers ) each of which
buffers one side of the Schmitt trigger circuit and feeds the signals
through RC differentiating circuits into two inputs of an SNR514 gate
circuit (1/2 N 30u) which, in this application, performs an "or" func-
tion.	 The output of this gate is connected to the clock input Of the
first stage of the ten-bit counter; causing the counter to accumulate
two counts for each cycle 
of 
the Af signal.
The ten-bit counter circuit consists of ten SNR510 flip-flops con-
nected as a binary ripple counter; the true output of each stage is used
as the clock input for the succeeding stage. 	 The present input of the
clock input is grounded, to prevent amplification of I 	 in the preset Alco
transistor and also to elimipate noise on this input, which could cause
false triggering.
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The serial shift register also consists of SNR510 flip-flops. A
negative stop on the clock pulse input shifts the contents one place to
the right. The input of the left-most shift register, Dwg, 300-1 is
connected to binary zero. As bits are shifted to the right, zeros take
their place andp after 10 shifts, the serial shift register contains all
zeros,
With the serial shift register in the "all zero" condition, thro
parallel shift of binary ones from the counter is possible without having
to provide a parallel shift for binary zeros. If the counter flip-flop
is in a one state, Q = 2 volts, Q = 0 volts, a parallel shift pulse into
the parallel shift gate (1/2SNR514) sets the serial shift register to
binary one (Q = 0 volts, _Q = 2 volts). Note the definition of binary
one in the counter is opposite to its definition in the serial shift
register,
The counter shift register, and gating circuits are located on five
circuit boards (A through I,;). Each circuit board contains four SNR510
flip-flops and one SNR514 dual gate integrated circuits connected as
two counter stages, two shift register stages and the transfer gating
between the two,
The DIGITAL DATA TRAIISFER pulse, which is used to gate the data from
the counter 1.:-.to the shift registero is shaped and buffered by transistors
Q305 a"d Q306.	 Protection against the production of an incorrect parallel
shift pulse is provided in two ways.	 First, the emitter of Q305 is re-
turned to +1.9 volts, thereby giving a threshold 
of 
2.5 volts, which must
be exceeded before a pulse is generated.	 Second, an R-C iitegrating cir-
cuit with a timo constant of I ps eliminates fast transients. 	 Transistor
Q305 is connected as a pulse inverter. 	 The output of this transistor is
capacitively coupled through 8312 and C306 into emitter follower Q306.
Resistor 8313 keeps the output of Q306 at 2.5 volts.	 A negative transi-
tion at the collector of Q305 will cut off Q3064	 This transition is
clamped to ground by diode CR304 and is coupled to the paralle	 shift
circuit through diode CR303.
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The digital SERIA ►-SHIFT pulses are coupled into transistor Q307.
This circuit has noise rejection characteristics similar to those of the
digital data transfer circuit described above, with the exception that
the time constant in the digital serial shift circuit is shortened to
0.3 ps. Diode CR306 couples the inverted SERIAL SHIFT pulse into an
Eceles-Jordan type 10 ps one-shot; transistors Q308 and Q309 Torm, the one-
shot. The positive going side of the one-shot drives an SNR517 driver
circuit, which in turn provides the alook pulse for each of the ten shift
register stages,
The output signal is taken from an SNR517 driver circuit and is
coupled through capacil.:)r 0309 and pulse transformer T301.	 The output
driver circuit input comes from an SNR514 gate circuit used as an in-
verter, which in turn is driven from the one-shot circuit described
above, It the last stage of the ton--bit shift register is a	 '0," than
transistor Q310 is turned ON, which prevents the one shot from producing
a pulse at the Inverter input,
Specifications:
AT Input amplitude (E309) 5 V :h 2. 5 V
AT trigger levels 5 V ^ 0. 4 V
AT input impedance 0.047 pf in parallel with
500 kilohms
AT input 3-dB bandwidth (with
the 50-kilohm source impedance
of the AT phase detector) 70 Hz
DIGITAL DATA TRANSFER +0
pulse input 3.8 V :h 1.0 V P 10 Ps -5 Ps
SERIAL SHIFT +0
pulse input 3.8 V	 1.0 Vp	 2.5 ps -0, 5 [is 411,
Digital output 3.8 V ::E	 1.0 V t 2.5 ps -0.5 ps
pulse for binary one zero volts
for binary zero.
3,13.	 Power Supply--Series 400
The spacecraft primary power is delivered as a 2.4-kHz square wave
i.
of 50 volts rins amplitude.
	
The function of the instrument power supply
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is to isolate the instrument from the power subsyatem, and to rectify,
filter, and regulate to produce the d c. voltages required for instrument
operation,
The input a. e. voltage is applied to transformer T401. The output
of T401 is a square wave of 16 volts amplitude each side of the center
tap. To obtain the +14-volt d.c. output, the square wave is rectified
by diodes CR401 and CR402 and passed through a series current limiter
Q402, charging capacitor C401 to +14 volts. Similarly, the 14-volt out -
put is obtained by rectifying with diodes CR405 and CR406, and charging
capacitor C402 through the current limiter 9406. The +2.5 volts is ob-
tained by full-wave rectifying the 3.8-volt square wave at terminals 4
and 6 on the transformer, and charging capacitor C403 through the current
limiter Q401
'- One of the specifications is that the peak input current never exceed
1.5 times average operating current.	 To prevent the peak .,urrent from
exceeding this limit during turn on, or when the load is short-circuited,
current limiting must be used. 	 The -14 volt and +2.5 volt current limiters
are relatively simple.	 They consist of a transistor with series emitter
resistor and two diodes between the base and the opposite end of the
i emitter resistor. Enough base current must be flowing to keep the tran-
' sistor saturated, up to the cutoff current.	 Cutoff occurs when the volt-
,t
age acr3ss the emitter resistor increases to about 0.6 volt.	 At that
voltage, the base current flows principally through the series diodes,
with ,just enough current flowing into the base to sustain the limiting
current.
	
This type of current limiter has the disadvantage that the cut-
off current varies about 30% as temperatuke varies from -20 0 C. to +80"`C.
Also, the cutoff is grac'?ial, and about 10 to 20% increase in current
occurs _after cutoff 'begins.
	 These effects do not matterfor the +2.6 volt
and - 14 volt limiters, as the limiting current is about 2 to 3 times
operating current.
	
However, for the +14 volt output, this type of 1',i,-miter
J
is not satisfactory.	 The specification limitingy	 	  paak current: to 1.5 times i
average prevents the use of this type of limiter, because the +14 volt
r output provides 92	 of the power output'of the supp ly.	 Instead	 aI	 P  Y•	 ^
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difterential amplifi(,,r, Q404 and Q405, is used to obtain a sharp cutoff
independent of temj',^erature.	 In operation, 2.1 ma of current flows through
Q404, most of which il pws into the base of :403.	 Transistor Q403 is
saturated, with 8.4 m4 of collector current. 	 This current flows through
the Zener C 41 into the base of Q402, saturating the transistor.	 As
load current increases , the voltage across R406 will increase, bet-ause
all the load current passes through this resistor.
	
When this -oltage
becomes greater than the base voltage of Q405, Q404 shuts off, which in
turn shuts off 9403, stopping the flow of base current to Q402.	 The loop
gain is several Hundred, ensuring a, sharp cutoff. 	 When the power supply
1;3 first turned -_**i, the -voltage at the base 
of Q405 is zero, preventing
any current to the +14 volt output. 	 As the -14-volt capacitor charges
slowly to full value Y	the base voltage of Q405 gradutt.11y increases, which
permits an increasing amount of current to flow to the +14-volt output.
The increase in, -44-volt current is so gradual that the peak primary cur-
rent during turn-on is only a few percent above the steady-state value.
The +14-volt output from Q40 12 is fed to two series regulators, which
supply +12 and +5 Volts.	 In the +12-volt regulator, a differential
amplifier compares a reference voltage across CR413 with a voltage propor-
tional to the -output voltage.	 The output of the differential amplifier,
Q409 and Q410, is applied to current amplifiers, Q407 and Q408.	 The
current through Q408 is regulated to a value which causes the output volt-
age to remain constant at +12 volts.	 The gain of the correction, 	 'loop is
10
about 1,000.	 For changes in input voltage, the effective loop gain would
be about 300, if R416 were omitted, due to the finite output impedance of
Q409.	 The addition of R416 corrects for this, and in practice loop cor--
rections of over 1,000 are obtained.	 Specifically, if the input 'voltage
varies by one volt, or if the output current varies by 8%, the output
voltage will vary no more than one millivolt. 	 Operation of the +5-volt
regulator is similar to that of the +12-volt regulator. 	 The only signif-
icant difference is that R425 is added, to correct for the voltage drop
across the impedance supplying the base of Q413.
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i Specifications:
Spacecraft primary power:
r +3
Amplitude 50 volts RIDS -2%
:Frequency: 2400 Hz ± 2% (worst case
Waveshape: Square wave
Rise and fall time: 5 ^ 4 ps
Spikes 5 volts max. for 5 ps max.
Instrument Toad:
Power 2 watts max.
Peak input current less than 150% of steady state
aPower factor 0.95 min,
Outputs:
Rogu.lation, (MV)
Volts	 Milli. amps	 input (.)	 Output	 2
14	 3.5 <20
12	 80 <0.
0 5	 20 <0.3
2 5
	 20 <40
R
44IC --14	 3.5 <40
(1)	 Output change in millivolts for a 2% change in input voltage.
(2)	 Output change in, millivolts for a 10% increase: in "load current.
z^
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4. PROBLEM AREAS
During the prelaunch testing two problems were observed which re-
sulted in occasional data errors. Both types of errors could be removed
from the data by modifying the data reduction programs. In view of the
very tight schedule, it did not seem desirable to make the circuit change;~
necessary to prevent the errors from occurring.
4.1 Digital Data Errors
During the instrument design a digital-error possibility due to
coincidence of unrelated pulses was discussed. On the basis of a cal-
culation of occurrence probability, the problem was dismissed as negli -
gible. In the .Implementation, however, internally generated noise in-
creased the probability of coincidence. The error rate is now somewhat
bothersome, but since the errors are obvious and easily corrected, no
changes were made in the instrument
The normal operation of the digital circuitry is explained in :Sec-
tion 3.12,	 An understandine of that section and reference to Drawings 300-:1
and 300-16 is suggested prior to reading this explanation.
At any time the parallel ;gates are open, any counter flip-:flop contain-
-^' ng a "1" will cause the corresponding flip-flop in the shiftregister to
^w
be set ' to a "1."	 The only way to shift register flip-flops can be reset
`	
,yl to "0" is by the serial shift readout that ;follows the parallel shifts
once a flip- flop is set it stays set until. the re gister is read out.
3t If a count occurs while the parallel gates are open, every "1" in the
counter both before and after the addition of the count will be transferred 	 ')
into the shift register.
	 This causes a, wrong value to be entered into the
shift register whenever a carry is occurring in the counter during the
taransfer time.	 If the occurrence of count pulses is uncorrelated with the
parallel shift pulses, the probability of the wrong value occurring is
quite small.
^+
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Consider what happens when the counter contains 159 decimal (i.e.,
`	 0010011111 binary), and the output of the fourth mixer is just about to
trigger the Schmitt trigger causing the counter to ripple to 1601 0 or
0010100000 when a DIGITAL DATA TRANSFER pulse occurs.	 The DIGITAL DATA
TRANSFER pulse triggers a 10-µs one-shot which opens the gates between
the counter and the shift register.
3
The DIGITAL DATA TRANSFER pulse causes noise to be generated on the
+12V and ground lines of the digital module.	 If the input to the Schmitt
trigger is gust approaching the trigger point, the noise may cause it to
trigger at the same time the parallel gates open.	 When the gates first
open, the original value of the counter is parallel shifted into the shift
register and, after the toggling of the counter (since the gates are still
open), the new value of the counter is shifted into the register, as shown
below:
MSB	 LSB
0010011111 Counter 0010100000
001001111,1
	
Shift Register0010111111
before	 after
The final value of the shift register is 191 10 0	 Since the correct
value was 15910 the readout will be in error by 32 or 2 5 .	 This error can Is
occur at any time the counter carries into the next bit, no matter what
the higher-order bits axe, since the gates are open longer than the total
ripple time of the counter.
	
Therefore, the readout can be in error by any
of ten possible values:.	1,	 2, , 4,	 8,	 16,= 32,,	 64,	 128,, 256 and 512,.. or
2N where N = 0	 9.	 Because the lower--order bits toggle more often than
the higher-order bits, the errors of 1 occur twice as often as the errors
of 2 and the errors of 2 occur twice as often as errors of 4 and so forth.
It turns out that the turn-on and delay times in the circuitry are
such that part of the time the first counter flip-flop will have toggled
prior to the parallel gates getting turned on.	 This 'causes possible
a
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errors of 1, 3 1 7 1 15 0 31, 63, 255 and 511 or 2N - 1 where N = 1 -' 9.
In practice, the probability of each error (2N
 or 2N - 1) is similar.
The cure for this problem would be the addition of decoupling in the
power leads of the Schmitt trigger circuitry.
4.2 Subcommutator Level Shift
A problem exists in the subvommutator and ;level-control circuits
that manifests itself by analog words B. C. D, and E, assuming two dif
-ferent values in the recorded data format, depending on which real tim
frame is in progress.
Figure 4.1.shows a simplified block diagram of the subcommutator and
level converter circuits. The "sources" show the approximate output im-
pedanc •es of the AMPLIMoB detectors and VCO loop amplifiers.
The FET gates have been shown as ideal switches with their loading;
effects lumped into one equivalent load. The level converter is an FET
differential amplifier with negative feedback to both inputs and one input
referenced to the +5-volt supply. Because of the loading effect of the
level converter and because the time constants of the low-pass filters are
sufficiently long and the subcommuta ion rate sufficiently fast, the input
voltage does not reach its final value prior to being sampled. This in
itself causes no serious problems because the final calibrations are taken
under these same conditions hence this effect is includedin the tali
The problem exists because of the subcommutation sequence changes
within the eight real- time frames, caus ing varying ON times and hence
^t
varying sampled voltages.
Figure 2.2 shows when each of the switches is closed.	 The switch
for the word in RT bit positions 4 and 9 remains closed for twice the
"normal" time because it remains closed during the digital word (bit	 -
w. positions 5 and 10).
t	 ,k
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The-.efore, three switches are closed for one-fifth of the time and
one switch is closed for two-fifths of the time. This, coupled with the
fact that current flows through the source and low-pass filter resistors
into the gate load and feedback resistors, causes the sampled voltage to
assume two different and predictable values depending on whether or not
the data is sampled in RT bit positions 4 and 9.
The RT words and consequently the MOD 0 word (word A) are never
affected because they are always sampled in RT bit position 1
Normal calibration curves are made using the real-time data and
therefore include the effect of the one-fifth duty cycle. In the re-
corded data, any one word will have the correct value three-fourths of
the time and will be "glitched" when it is in bit position 4 and 9. This
means the "glitched"word can be predicted as shown below:
it glitched" word
RT Frame Count (octal) (recorded data)
' XXXO (after Word 20) E
XXX1 (entire frame) E
XXX2 (until Word 20) E
XXX2 (after Word 20) D
>	
.
XXX3 (`entire frame) B
XXX4 (until Word 20) _B	 I
XXX4 (after Word 20) G
XXX5 (entire frame)
'
XXX6 (uitil Word 20) C
' XXX6 (after word 20) D
XXX7 (entire frame) D
XXXO (until Word 20) D
A FORTRAN computer program 'was ,written for the SDS 930 computer which
f reduced the subcommutator and level converter circuits to one equivalent
circuit, calculated the voltage on the capacitor as a function of time
l for all values of input voltage and then modified those values by the
transfer function of the level converter to give the output voltage as
a function of the input voltage. 	 This calculation was made twice, once
s 49
Ifor a one-fifth duty cycle and once for a two-fifths duty cycle. The
data were then listed and plotted in a variety of ways.
Very good agreement exists between the theoretical values and the
measured values. Figure 4.2 can be used to correct the "glitched" data.
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FIG. 4.2 SUBCOMMUTATION CORRECTION CURVE
There are two ways in which this problem can be avoided.	 If the
time constants are made short enough that the capacitor can charge to
its final value before the same is taken, the sampled data in all real- T
time bit positions would be the same and the normal calibrations would
include the loading effect.
The other solution would be to redesign the level converter such
that negative feedback was provided, only to the biased input.	 The input
impedance on the signal input side would then be sufficiently high that
no loading effect would exist.	 Some loses of linearity might result from
this	 olu	 nt°o	 but it would of course be included in the calibration data.
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6. DR,WING LIST
Fig. 6.1	 Subassembly Locations
Fig. 6.2	 Subassembly Locations
5966-2 Block Diagram
5966-4 Interface Control
5966-7 Assignment of Numbers for Components and Drawings
5966-20 Interconnection and Waring Diagram - Frame A (35AI)
f
i
5966-40 Interconnection and Wiring Diagram - Frame B (35A2)
100A/B-4 Modulation Phase Comparator, Component Assembly, 	 IP	 ,	 P	 Y, "	 1J
100A/B-1 Modulation Phase Comparator, Section I, Schematic Diagram
10OC-4 Modulation Phase Comparator, Section II, Component Assembly
1000-1 Modulation Phase Comparator, Section II, Schematic Diagram
200AL-4 Analog Gates and Level Converter, Component Assembly
20OA-1 Analog Crates and Level Converter, Schematic Diagram
20OB-4 Control Circuits, Component Assembly
20OB-1 Control Circuits, Schematic Diagram
200C/D-3 Loop Difference Amplifier, Component; Assembly
2000/D-1 Loop Difference Ampli ier, Schematic Diagram
200E-3 IF Switch, Component Assembly
200E-1 IF Switch, Schematic Diagram
300-16 Boards A through E, Schematic Diagram
300-1 Counter Register, Schematic Diagram
300-14 Interaconnecting Wiring Diagram
300-4 Component Assembly, Board F
300-13 Component Assembly, Boards A through E
t6. DRAWING LIST (Continued)
300-7 Component Assembly, Board 0.
300-10 Component Assembly, Board H
4:00-5 Power Converter, Component Assembly
g^4001	 Power Converter, Schematic Diag ram
400-3 Transformer
400-7 Post Regulator, Component Assembly
;
r
500-2 VCO and Fourth Mixer, Component  	 TRW Dwg . 216433_e	 Assembly,
500-1 VCO and Fourth Miner, Schematic Diagram, TRW Dwg. 217976
y
600-2 Front End, Component Assembly, TRW Dwg. 216407
600- 1 Front End, Schematic Diagram, TRW Dwg. 217970	 j
700-2 IF, Component Assembly, TWR Dwg. 216418
`.l
700-1 IF, Schematic Diagram, TRW Dwg. 217971
L
800-2; VCO, Component Assembly, TRW Dwg. 216422
j 800=1 VCO, Schematic Diagram, TRW Dwg. 217972
90OA-2 Reference Oscillator, Component Assembly, TRW Dwg. 216443
i
- 90OA-1 Reference Oscillator, Schematic Diagram, TRW Dwg. 217974
90OB-2 Phase Detector, Component Assembly, TRW Dwg. 216451
90OB-1 Phase Detector, Schematic Diagram, TRW Dwg. 217975
f
it
....: N.'eau........:........,..^..s..c,.............^.uJx.;xcerr,ur.«.^rr^	 - n»	
_	
_:.
	 .,	 xr'i	 a•am. rr
U W
;oa
NNE
—^ Z
u
u	 i
f.- pp
20
I	 WW
LL
NZ
0
HQ
U
W
	
Q ua	 >-
	
Q	 J
	
cQ	
m	
•
	
N	
W
v'>NQ
U. U p	 O O
	 cD
i
n nm	
>()
	 `-`r-	
1
^o
LL.
Ln v "0
^2N
a^	
En
a L
O ? n
J U
O
Z	 ^`
M _
t	 M
`	 NV
`	 wpm	 00o
Q O	 >
li0
^W
T 0	 (A
a
C
77,
I
V)Z0
uQ
CIDI
LLJ
<
cc
Y D
V)
D
C14
10
0
LA-
womoug94wi
A23
I
^ —^ — — — -^ "I
R F AMP
	
Iot MIXER
A46^,2t161r
Fmv
- 
c
I	 ^
'r4; r MIkI
FRONT END,T
ro
iIXW Z01 407=1
I
IWLIFIE
^
7
1
I
AS MHti
I
I
I
f Ta,7 WNW
s i tIN
EAMP lit MIXER
5;TA!g,T I)MCA,t_IMA,TE
TRW W 2764715-r
J.): 700-1
4 ", 
I ^^.^..
•wow ww+ r..n^^ ^ www an+ ww.+M
Y^01+e
Boo
^TRW^^1C;,422^2
I^na lP>.1E
9dt7hIH^
'R 74,7MNi1't1
	 2CMH^I	 ^RC
r,Z00 b
Loop
	
V C0 4 4th MIXER — -001	 200 C	 I hMPLIpItR
	
I
^, ,nve .,.,	 I	 t+nratrleR
	
. ^. ..,....^ .._. ._.. J
	
REFERENCE 0
	
MAC rw ITC, V —'I	 ^,,.^	 900
	
ZOOS	 a ^'"
	
?RW'y 21rA?r43-2 ^	 per`
LOOP
PHh31't	 _ I
	
.°+1^9MMp	
I	 7MHa	
I
	
..^	 i
	
SNIYCH	 (	 I	 } tY E	 N!
EZM I l+	
90°
0-2
L........ TRW 4v 216419.4-	 ,^ ^	 Qs tr e.
7MN6 P^ T
nrA,Q,	a,Lt t.o.."
I ! 0, At?
%00
	 4x .t5 NIf^ CHAN
006
X
SELECT K00, PHASE
U^ L` ..-J
COUNT
LoW PASS	 sCHMIDT
MVDT AMP
INnuT 10 51T	 CCIUNTZRFILTER	 TR
COUNTED 9,M5TER
IAGI'PAL 'RATA TQANOFER
	 3U© PULe1e
_
AMP
PARALLEL	 'SHIFT
C>, AT C 3	
^ro
I
I SNAIN SERIAL.	 SHIFT PULE;ERA: REGISTER- AMPI
i
MIGITAL SERIAL SNI FT	 1 MvE soT
WA NO 10
so
L^.1s13'I14.	 p8h	 MPAR Am0R *— too
title OMAN LOOP VVIAlit DP't7olHkAM4 L►MIEE	 1DBNi AMI'Ll p ic	 S71. g	 AEI +1,1 ItR
'	 ^ _	 bA ►ID"n11	 htixr^
	
wivrA41	 rHAae 	 ONZ^^a	 -.^^	 4R Q49i,I idf+It^TCI^	 piLTGR	
..w..^	
DET	 t49TWORK
VP4'tASiC
	
Qf9tI{^.	 ^ ^A2Ht
I	 D{VIO^R	 ^1'
	
FLIP	 VC0
!
	
	
_	 PLOP	 t kH11
►^I -,tD t rxc
^	 0192 Ht
	FLIP 	 VCA
i	
fLOP	 t kM+l
8t9t 4{#	 two N!^
41, 15 MHz CHAti =P PMA5E MET OOTPU ' t	 AMN41 Al 7bD2 Nt	 AMr411'1^R	 NQO PHASE	 AM1P61F^1^R4DANQ/A^f
	 f^{I)ifr^
	
/ MNDPAYi
	 DI^"C
	
CONTRgL.
}t IL1 gR LRO1i9N►
 ....:_T., 440Ib► FIL9CR,	 fsT
^CQSE
	 +i
I	
p1Y ►D¢R	
LOW PAaS
	 V I"FI ►:fER
A RI rx
OIL,
VC0 Z	
I
e	 SMIi? H
1
	 FLip	 _	 ^....
	
I
f	 FLQP "4s -= COMA► R, 05E
PA1!!
	
PIl 1% R.	 PST
ONVTCH
Flip	 (	 l	
}.T P09.
FLOP ; p`	 «.. 43E
	
T6 DA-4
	pFI t^R	 5WTGH	
0s	
A/pN DATA
AMP	 a	 A%rN
+
	
OUTPUT NEG
TRANbfYp -
1
^fP	 FLIP	
CIRCUITt CONVERT	 TA us
l 	
P	 I	 Re"
	
SW ►TCH	
IVCO (
LM
_ FILTER f_
RE 6 aWE'fCl{CARRtECZ t. PASbPILTL°R
G I a""C OSE
WfYCOMMUTATOR.
FLIP
I
FLOP
ruis^ LEVEL	 CONVERTER,
a A' 4 CAL	 'SW17 H CON1.
4MUT tOR	 I 7,00 d ?Wg
z PW1=1z 3UPpVl(
^400
!
I
2.4 k N6 CURRt1TLIM ITCR
r/R +14v RE6ULA-TORS
I POWER
KOM 3/C i
_ -OSC I tz.SV -!4r tl^^	 ^7y +12V I
I
A
DADIGITAL 
MP
i
TS' DAS
,y
BLOCK MIAGPLAM
MART PIER"
STiiWFORD RESEARCH INSTITUTE D-596f^-z
aMw OAK CUP.
y	 j
I
ti
^i°ri.^.u►..Mi +^ a i ^rti
1	
14
t
Ln
Z0
U
t^Q.
Ld
zc
Lei
a
10"Douz Muzz
.4rc.
IR ^ ujce ^ ^ ^ ^ * ti ti A b n r h ^. ^ ^	 ^,
to 4 (nn
1
v
1
M ^, i
m^r N N ,hy f ^	 ^^
IN
of m M n m t^ m m ^'	 ^''
N
x
tc
4 f^ q
7 N Ut
qQ
W
^ ^
^
^ NN dl
^
^ ^
I J Q+ N N^^ ^ tl W	 ^	 {^
W k XQh
1
a a 1^ Q ^ ^
^^
^ s
y
4 Q	 H
;^ 0. CI U cl v'^
`
i
l
^ "` ^
N ! 0 Q j , N N Q Sli ^
4 y
<it W e0 t{1. N II q
w
h
M
5
u
1
ti	 41
^
..-
I
j
—
I
1
1
^
_
d#
RI
.	 .
^-- -- W l
r
t	 <,
wW ^
Z
........., 9c)oA,
ui
W
W
^q ^H
qz
J	 ^ f
O,
o^
^c0
u
p
1
-a0
of
z J
U. h'
CA. x
cn
Ol
W
r
Ic h	
WT
^-
1	
^Wd	 3
O
v
U
W	 °^
...E
W
^	 w	 w	 w
lu	 W	 W
C5h	 ^	 I	 1
-- 2! 3.'1 I ^ ^ 321 -1 1 ^;
a
	
r	 w
W^ 	 Idw
De
C^	 tw- 	 w	 aU y_ ^ a ^	 ^r	 3m^ 	 w
	
w I	 w	 a
H N
°^	 4	 IU 2
	
w
t: W
^ IJi
Ln
0 	
Ul
' o	 a w 	 _ ^ c!"'	 uNJ o ^d^ Z ^
W ^	 a'^ ^	 ^ Vl ^ 4	 'a ^j ^ i1l ^ ^ ^ z
WW	 oct	 o o Np
	
^JJLLoY^-
^r
	
a ^^¢	 a d q O J ^ A t^
A
^ ^ w
^^ ..
 DR 
	
04
	
^ °C Nm	 o^aD.0., w
	
a	 a a	 a	 $	 v'1 ^ W^
	
^ 
U
	 ^ I i n4W
	
a	 ^ 	 ^ :E o
dl o
a
^ N
^ 4 N N N 1 z
a ^
a
w
,^ ^	 1 ^ 1
w
1
INTERNAL
FR AE CAME CABLE CANN CONNN TOM FF`ER "E" TERMS	 IN	 COMPARTMENT5
2000 200D Soo '100.1 100•z POO 800 9q0
JB•P& 75NS
A ,S ,14
P4 PHA31.
OCTUCTOR
Lap
 03;
AMS,111
AW PIIA
AN9 JII PNB C4,°DMHt IF 4Z3,SMHc 704
JC, PFa 35ti11 PZ
AN4 d2. I
J13B Phs9 74,7 MHt OSC 501
J7, P1 MI rB
AW9 J9
AW9J16B1
A Iq JI09
Awlomt
PIGS Z{,9 MHa IF  ({9,B M11t) 704
_
708A 2
J 12B
JIZA
Plt B
-P12A -TM tIF(422,BMHh)
W-904
A	 11 lot I1 MHt 1F ({^,OMHt) 70a
904JIBE
JIeA
PIBti—
PIRA
JI?E PI46 51,9 MHt VC) (42315 MHO 605
Ji4A Pl4A 709
J17 g
J1 117A
PITa
PI7A
>1,9MHt YGO(49.6NHt) SOB
709
51.9MHt WO(4MilviHe)
501JIp6
J19A
PI95
PISA 809_
JISB Plae 211MHs 08C _ 906
JISA, PISA' BOB
I He	 Re  064-J2gB — "r2c6 914
J21oA P20A ^JI4
IOA — 70z
SAC
oil
903
(^ 2015P5. 14 AWl
zoiYIA
7i 511 903
70zOA
9f TO 
7;
809
^OZ
p5-6 AWI 2A
I
2A
i
2o2C `
zozp
T'^
509
90z
7016A
IBA
I to
703
913
204D
PS- 8
ANI 4A
810
PSIS 1
11A
^ 1^ 3A
I 913
204E
j
1 5k
510.:
T03
14A 219EVCO CONTROL (49.6MQ -503
17A
219D
(4?9,3 MHv) 805ICO	 CONTROL
PS-3 AWI _3A 213E_
P5-4 Awl 5A 906
PS-II ' Awl —64- 21y^j
TAPS• Iz AWI 906
Ps -15 AW I 8A
ZIBp
905.
218Cpr- s AWI 9A
905
Pvk Io AWI IOA
1zA 507
A
+IZV
+5V
GRD
(49,6 MNi) VC0 I
9.8 MM%) CARRIER I(42.5.5 MHi) VCO Z
(425,5 MHt) CARRIER 2
45,5MHa LOOP 4 DET
49.9 MH1 LOOP , DEI
of PNAS! XT
I
'42PA 1 04 - I /
LOOP DIM RUNCE ^ 4*40 NYLON
BOARDS
4,40 At
(ALODI
PRAMfi
N NUT
?^4_S2S.. ;^.7.R^ ,-..Z ,a^P_. MTQ('fYPISAL 5 PLACES)
A55EMBL"( NOTES
I ,MASK OUTSIDE 5ORFACE b L ►P5,
2, CLEAN WHEN NECEYOAt;Y WITH KLCE
hint r.4
"ANSTALL TERMNALS 4 CONNEC'.TOZb BEFORV_-A
STEEL 9TUD5 % FRAME,
4- INSTALL 714A BEFORE T9A 4 TI2A,
INSTALL T%)A BEFORE TION 4 T7A,
S. U3E NO LOC;KW HER5 UNDER CONNECTOR.:
4 U% NEOPRENE WRENCH SNICIDS wHEN 'TI6H'
RLTERCONS a CONNEC."roi 5,
DO NOT TUR.tN,
 F1L'TEKC()N BODY.
7. CONNECTOR ! WIRE EPDXY.
5HELL +829 — 100 PARTS BY WEIGHT
THIOKOL ^FM508 ^ 100 PART5 BY WEIGHT
B.CLEAN FIL`^EKC.ON TERMINALS tK TARK15H'
M114 TYPEWRITER eRASEi BEVORE IN'
2, TO INSTALL STUDS: WASH STUDS A HOLE WITH
FOIL EPDXY U9E: ECCO13OND r0S -• t0 GRAVIl
CATALYST 0 9 — I,2 GRAp
('5ET-UP TIME - 30 f+)
PUT SMALL AMOUNT OF EPDXY M HOLE
IN STUD TO 16" HEIGHT, ALLOW NO 1
AbOYM COUNTERSINK,
10, KEY NOTC,HC-3 FOR r Z7-lI CONNCCI'QR. 13 (PT
ARE ON SIDE 1NDICATE"D 4Y MARK
It. TRW LEAD COLORS: +17.V- RED	 J
4 5Y n W41TE	 11
GRD - BLACK.
YBAM
	
... gSWt	
--*ANI
^._	 4,49 NYLON STUD
4A0 ALUTA NUT	 hDF DWG G-596W- 2O0C-
--. ^
	
(ALOalnVu) AW9
	
vats
A-40NYLON NUT	 1`101A J20A	 RE^•216400	 ob?'	 t
F M.
'TYPICAL 5 PLACES)
	
E414y	
--rxN
	
`'1 !	 -tSo15-1
2^
	
PI81TIiA
	
T14A
A JIG ► 	 TIU	 -	 747,	
n4A 
DIRE
`Af-MM:'f NO?E
	
....► ESIO	
tNOtk 4)AYI10 P 166
J4LFAGE +L LIPS•
	 TRW VCO R 47 „ MIXER Abi'l	 6 ItC 53ARY W17I} kLCFNF J N
REF vW6 • Zl64 A3- Z 5O0	 , e
• CONNEC.TOR9 13EF4RP STAINLE55	 1
y FRAME, 0	 J198 P155
Me 79A 4 'T12A,
A. BEFOtdE T10t, 4 T7A+
_TLS UNDER. COWN17,C:T09.5.	 f,701
	 A41qL:NCH ti"Mk I5 WNEN 'fia"TEWMC.
CONNEC7f0i2S ,	 AWIO
i FILTEttC,,,r"ON ciaDY.
C ^PO1LY t
100 PARTS BY WEIGHT
	
E3
-^ 100 PARTS BY WEIGHT
	
PL5A	 A
	
Pool	 +11Y +rL v	 TG nAT1iNALS IF TARNI94EDI 	 J17 ni;CR ERA'^E^ BEFORE INSTALLATION.
WASH 5TUD5 it HOLE WITH ALCAHOL.
	
J17A
1lCCOMOND 055 0 GRAYIS	 PIIA^ QPIbO	 F
CATALYST +'9 - 1.z GR AMS	 X704
	 7RW IF AMPLIFIERS A5SY	
¢ of
('9ET«UP TIME n 3Q MINUTES)	 E7O9-^	 REF 'UWG '4 21GAIH » 4	 1700-Z	 °I
UNT OF EPDXY IN HOLE 4 SCREW	 9705
,0 16 HEIGHT, ALLOW NO 6PDXY	 E7001
.1N'i"ER SINK
	
.
Iz r 27.11 CONNE.CTOR.S (Mt- SZ-6)
INDICATED e"f MAR-K .a.-,
P- 15: +IZV- RED	 `--33W3
4 5V- WHITE
	
^35W1-
GRU+ HLACIt	 A.
SRI	 LOOP	 111FFERENCE	 AMPLIFIER
+12Y44V	 TI REF DWG C-5966- 2OOD- 1
TRW PHASE DETE TOR	 ASST	 A 4
,^p, 
no
L
®	 ;D
t12Y
REF
	
DWG	 ZIG451 - 1	 900	 -	 __.
pz	 dzoe
..5914
	 A
69os	 4902
.E	 E9of y- ^^ E:90y-	 ...-E^oE ..('129	 PI50	 AWSJMAI
128 	 J16!!
-
114A
	 IS
It
TIGRD
E91
JISA	 l
P11A
	
I!	 AMI
V J
NOTE 4)
7011
AS 9`C
B00
_._	 JI9 A
AW2
EEO'
A W
EEC
^P14BGRT10A _	 _	 14B
vt A JI2A
	 :	 JIIB	 isms,
1A `TRW-IF AMPLIFICR	 &=	 MIS	
;-1PNA
T^ETO^l10 REF	 DWG	 s ZL64Jtl -3 	 700-1
.^-•¢Tu^E^b
	 0}
P -(
V
F	 W1R1NC,	 CONIPONENTS
;.
NO.	 .SCALE)	 ;
•^ 	 ^""INTlRCONNE TiON 4 WIRINfr
`^	
_ _	 DIAGRAM.-PRAM^ 'k-M1RIN[^ZT10i ON COMFVNENT B)"WWG 'SO.NG	 xHEVUI.e.
DEVGNATOR'S TO CONFORM TONo,	 J- 4uotee -A. - STANFORD RESEARCH INSTITUTE
-
IFRAME CARTE FUU7kINU ,1I JZ &Y T+TFYM1 111AL FlLTER l:' Nq5	 IN	 GOMHAKTmILr T'7
I 'A W CONN Nt PIN ►rl PIt4N9 FT+F9MIRV FL IOUA18 I 100L. LOOK ZO)13 30O 4f)A 600 vHT^ WOE 1,MA^31^,vt (0'3E)
.	 ... .^...^ .. 2,LHAN
49,31114ANT-RF IN d3- RP Ili- 49,Dt4Hti pt (101)
3,INSTTAAIA23,3MH'aANT- Fir III J4 -----• RFIN-411.5 "I13—­ pt £Cb4
^4 95N3 ---.1! »w..^.....2419MH%, IF...A2t,5.MN PLII% ST/
I Yco14,1 mil-k
IAQ 60T) 12ph 4, USE
^2 owl 46 PItA(E601 $. We 1
PJGA(E41^ 21bA 11C
3 3?N2 JT P	 C4.9 M,13	 IF- 49.B MHa - 21FR
.- Z,4 KNa	 PRQ9	 7/C AQ7+ 41 CONK
2 2,4KH'a	 RETUKN	 PROM Alt..-.- 408-
20 T2 ELECT	 MOD	 ' --- .-UA
1, CLEAN
z2 T4 1ITART	 DFIti	 CALI13 -2#5
Wt,
19 TI STEP 'APR• EZ0 i5iTs721 --- T3 -RESET	 t)T'R -2'2,9. R.	 ih
5 . T7 DIGITAL.
	
SERIAL SHIFT Yl,17 TG VIGITAL.	 'DATA	 )'F	 R- 30A
24 - T10- A/PW STOP
A i 5 T9 _ A/PW START I 0
l2 T6 * A"Pj RETUP,I+1 6
23 • _T5 REA-6 4•
113
A?Pr
Al
6 73l	 I1.96K Tst 171G,iTAL	 DAT A 	 00
1
312 FO
^ 8
1 IZ 111GITAL 'DATA	 KETURN : '314
Rltu VCO 1--P-14.4 T^s	 R27 CARi21e^'.	 1 20'I
5 FT5R4rlo AVVIO I IITA I 9 GRDII
720
-O-AA' Yi»U 2 217 10,
I2 7I	 R CARRIER 209 10 CONM
(3 FT Il AUDIO 110 9 ( Ti
14..
Tn RSrle ANALOG INPUT 211
3V
i Win	 0 219 'TI112I`T9 MOT) 21A IT
TDA AWI 3 _FT3 --YCO I _ 213
TTA AWI 4L FT7 CARRIER I '206
T6A AW U FT 2 VCO 2 216
T7A AWI l2 _ FTfe CARRIER	 2 208 1
TBA AWI 429.3HHe L00F0 D111 13 F'T4	 - 114B 212 2l2
T9A AWI . 49.9MHe LOOP T DET - 5 FT 5 114 A 220 220
TIOMJI -AWI- 10 FT 10 _ C( DET_(E 309
210- 5U8COM ANALOG OUT 5
,•22)FLII C IF SWITCH - 225
FL IZ -2C2IF $WITCH 224
IObA- .110 t21 —227
1065- -ill 22A 228
107A -103 229 229
10113 -109 230 _ 230
IOW 8
+12V TIA WI l4• na R7 TG4 FLI7 412.V 4011
FI9
IOf
t12V 609
'201 201{I2Y 301
'i40G +14V 3
102 A t 8 11It5y - T2A WI- b T21	 Rts72z FL2 5V 402
e_ FIIO
102
4'Y 611
202• 202. i
-- 302
T2I R13 T2A t 2.5V- 303 114.2.5V ID
40b
- t1.9Y T14 +119V 226
311
R97iD
	 TIb
- 14V - g -14V 1
-FL3 IOS
-I4V 405
104A48
F T 13 104
1 5 I -=-- 610
GRD T4 AW 8115 FTI— -GRD- -404 2 i^
eeTTpF F T 12 Z04 204
1
1^S a 'SO4
9)
T13 SPARE
t
A
F"I'
I
A^^-,)FMP,LY	 NOTE''%	 =SAS!
AWI
 
APPWA K#
J91Gt'THDSi	 a	 JJ'"LLf PAME Al.t4A`AK OU!'3t pt; ..aIJF?1=1,0,. d L.LP. r 	 ^^^-^
2.e"Ll~ANSM WM>~N V4EC Sia.A.,K'T WtTFI k	 X
3,IN5'TA
=
Lt, TER M NAL'$ A C0NNCCT0Kvo ElEf' S_F lf 	 FT
AINI.9"55 9TVW- 5TUD5. 	 ^p7 //F^r^
r, r^FT^ G'^D
	(10)	 (i	 P2
T4,1lbB NO lOcltwASMEk'S UNDE12 rONNECT0Ft4,	 l7	 t S^ Q	 9609
	
V15F. NEOMRA . WRENCH 5Fi1 WI'	 W44 N (} {^	 *1rr eb05
'CIt'^FtYGNtNG EtL,
T
TRAR-0014r5 A CONNECTOIZO.
	 T	 PT fY	 FLa	 Flt	 PLt t g	 pltZ 66t0
MQ	 7	 eH FlLT L-lX;ON	 ' 14Y	 11Y 4111	 4R9
, CONNECTOR I WIPV E'PDX`Y F SHELL 0 AZ6 1O0 PARTS	 r^iii	 EE24
	
'PI10KOLFEM:08) 6Y WtNif	 t ^'	 Div
9.. CLEAN FILICRCON TMR.MINAL'5 r IV TARNI",lHI!Dr
WITH WHITF. T yp r-WRITE p ugNggR, SC,FOgC.
	
F411
IN Yf ALLAT 10 N
A. TO INSTALL STVJ
.
 5 f WASH STUD A HOLE WITH	 MQDULAT10N plim ,r„QMPA^jmIt	 0215
ETHYL ALCOHOL. 	 ,logh- 42.0 NIFI	 SRI 'C-1966 - 10064-1PUT SMALL. AMOUNT Or CWt7X*f IN HpLti	 100B• A23:5.M1it
°..4REW IN °TUD TO HEIGtiTS	 IOQC-	 SRI C-tmr,, a-I000 • 1	 ERQN.T END-
	
Powg w 'gUPPL.Y ZrQy2. j j F9A'SURI^	 fLQP.
(ROM FRAME EDGE NCr TNRHADeD ?ADZ*I	 TKW 216407•1
COUN.rCi1 REQ3',Tt V ST'UDt1 fv MEF,ytJRED
	 LEAD53
	
PROM THREADUD PAD5,	 ^ ( a	 ;	 t02v- RED
ALLOW NO EPDXY AV50VE COUNTEK AlAKr
	 VOAM
	
IQOA	 t 5Y t UHI7E
	__ ^
	
I pol^	 aRV t ntACleFOR EPDXY OUP ECCOBOND 05-S 10 GRW 13	 STRtP
	
CATALYST *S	 1.2 GRAM5	 ` ' '' " 1ppC(ao MINUTE sEr•U p Tllde)
	
A/PW CONVERTER, STUD -	 Mt-	 EDfi
fWh CENTER NEB,
9 GIRD BUS ON A LAS PINS 9 ,4jG,7 /9j 9t
IOr 11 ) 12 1 151 ,41 ISa 16 (13 TOTAS.)
10 CONItORMALL, COATING, 0P ECCOCOAT "200
(THINNED 1 110) ON ALL INTMWOP-
SURFACES NOT HAYING CONTACT WITH
	 EGI4-THE C0VGR4 ! BUT ONLY A'rTCR
? I .CCTRICAL
	
CNEt•"	 EPpnY11uG
ITEM5 IN NOTC3 G.
C
J211A tF-;
^} t}I 1I
1 E SW1TcH
1	 P-00 E
15RI GS966.20a¢t
t
I	 1
L-
I.i	 L 2L
P2
2 09E=
P 712	 ry	 F,
11	 @	 FT IrT FT .
^7't
pr
FUz 4 Yl O O (^'j Qz(^g ^ lJ°
TG)
IwoPOWER	 CONVF-V-TER	 FI,IF
400	 ^^'
SRI - C-5966- 400-1
ANALOG GATES A
	
LEVEL CONVERTER`	
200A3R1 • C- 5966 . 200A-1
JIZ7"3	 CONTROL CNO-CWTSA
CONVE TER.	 5R1 w C-59	 20018-1
'SUPPLIED 13Y i
G 15TE -
	 200A
Apo	 STUD
SILT	 +C-5964-300-1	 51CI #B-T966-4.	 2009ALUM WA9NE@ .250 0.D	- ^ - - - -	 I
I	 aFOAM4 . 40Y,	 ELASTIC	 MAKE SURE THATZ
	
T PINTERCONNECTING
gTOr+ Nu ir	 LEADS ARE LONG
ENOUGH
.781
5Rt 'DWG
^.ulb
V1. $PAGERD4 *A•'5t" -T4 	 FRAMCu
TBI	 MOUNTING 'DETAIL i
4 .40X I NYLON SCREW f SPACER., t
NYLON NUT - 2 PLACES AT •A. {
A- AO X * NYLON SCREW - 5 PLACES
PHYSICAL	 LOCATION	 OF	 WIRING	 COMPONENTg(NO SCALE) JI
ryrW STOW a►l-olQiTAL NOMA S IM"-	 _	 ""INTERCONNECTION It WIRING
A AGJ	 W srAa^ • Iws -nar^L nwr^ yno^^	 1RAM- VVAME'v- w"Iit,OtwT	 N- WAS -IIICIML Djkm ^6TLRW . ,
aAtA ItrWO•w ewR
	
STANFORD ROWCH INSTITUTE
	 5966v	
N KIUL
.
t^sue aae	 AVIftJ	 Arms r	 CAW.	 ^	 =40
_
t
V	 R ►
W 4'1 a
om
r
'^	 r
~ A.Z.
F
~ Y V ' ^ N
O^	 ^" 41 N
Imo= i— ((>t
W
spN
W ♦ 't
-O
W a5
W
Q
J
N
O M^
W 
1 ^A)
I	 ^^
•-	 O
S
}
I • ^	 tY^
^V
woo
1
G O Gifn Q O
►-	 OTQ
a
4
"^ _ ._^"^ O00_.0
°^ sT
D
9
I
I.
1
r
Y
r
5
u
01
V
Z
za
o
n	 <m
1 Z	 s
r c	 ^
a	
I^n U
i
2
y	 W w
► y	 Q0
w	
r+ cy
1 m LL i ^
J ► ^
n ;O	 ? .1
O
LP
s c r ^'
^y a^^^ d
o u	 ^ z
r s
J q m	 Z
W Q
Li
V	 Q f Q l7
Q W ^J ►1 u A
J a D[ Z V f'
of
N 1^1 O
W
r
0z 1
i
4;p
	
lz
N 	
Ole	 W	 NMI	 II	 -NT
N, I	 ti	 fri	 [A 1L	 V U
	
•- N	 U N
	
rd
	 OC	
w J
}
v
hf 	a N	 ^ N i	 ^ jti p ^	 N QU 	... d9". N lrl	 ^ M >> Q^	 hi „t^1z	 pG -	 N	 Cl	 r	 iL Gi1
^--	 til fri U N+n Y	 >	 a N
Z	 .^ f1	
N	 I^	 0
to
+kk
	 + F
N+	 N•t	 °N	 Q.	 J
LL
	
u N	 N	 ^`D
U.ofz
PLUA
Z
	
N 	 u.	 o^	 ^t17y	 OQ	 Q	
.:
ti t 	 ADD
 
^^	 u	 u	 ^'"	 u^	 h
ul
V Lij
	
^	 fx y 	 N Oo 	_	 (I^	 ^	 Z
o FR-
L9w
^~
NT
CL.	
°^+	
of h
	
v	
o °	 u$	 x	 4
	
IN	
m
T LL	 toIN	 3
M	
a 
	 Z	 YA	
r,^
W	 (Jo	 2	 w IN
	
^r	 oa	
>	 Z ^ pui
w E 4N
oz
	 ° d
-win Q to W
CSN	 ^
uj
a	 CJ
fo
	
;* a	 o z	 z	 N ro ^1	 n Z u	 h •Y d
	
CEN
	 p
CO
z	
_	
P	 C^	 pp ..ul
w o^ o N A^De—
to	 LIJ
Its
.,. o	 p
r N (Y a	 U 8	 111 ait  W `^ OL O Z d ^d ^CdN	 N	 Z !^ Z yc
IL	
^Q	 ^
Y
	
^.	 ^	 q ^	 W	 W N ^ Fy- d ^,,, ^
00	 I	 S	 J Q ^^ a
	
o1 
r'	 n a
v g	 e di	 oC
a g
 ^ ^u	
`  	 C,N	 ^} (A 19 t'
w`
	
w	 w	 o	 W yj W U
	
wr
N	 SUS°w	 NN	 h	 join Y	 N	 Z
Wl s 	 mfn A 	 ^' A
9	 Q	 .^
1
r'1	
I`	
mod. ^	 J
. ,	 «-,...	 ....	
..	
....	 .:.	 « ,.	 ..	 .. .	 ,.	 _ ..... ttca
	 Nca. 4	,w - .........,.w b..,. 	 '•_	 ,.,.« u-.sf_	 .. a .....mow ,-.-
r ^
n
N Q^
x r
^Y
O
a
Q
O Y
O d
fv
-i 1n
rO ` nQl O
Q
N a
OC
a
fU
.,[ ,
op
00
N
o	 O
s	 O
C4
-- o
0
n
A
M
I
^ ^r
x c
fAo
r
•'
v T
•
z
>I	 Q
ti
l	 ^
^	 ^, qI
C
N
ON	 ^^	 W
_
"11
tJti	 W' W f
W^
i
4
CA
O
v
y	 h
0
f
d
A
V
1
Os
a
z
a
0
4 ^
^ Z
o a
W U
Z	 Cv
t7
L
^r
I
t W W
p 
0 Id
11.
ri
kc W
J
O
Kl '	
W
^^	 O
M	 Z N
vi	 W
W Z
0 W
uj
Z t
u `^ P
W
p
^ Q V
Qa W
W a = ^
a	 z
^	 c
^ LL vA
W
I—
O
• d r
u^
w
r
rg
w^
^U
= W ^'
^o N
I^1 =^
120
O
O
i
LA
l
1
1
r
o_—
V
1
^^	 .	 .	 .	 ....	 ..	 ..	 ....	 ..	 ..	 ..:	 :.	 .	 ._	 .	 .	 . .!	 .	 :
#
^ ^ «
^o
.	 . rj P ..
1-0 q k \ A t-4 	 .
k ^
&
$ ^ \^
.
o
.©	 £ ^ ^.\
* i^^
.
> ^ k
^
qu
^
/
r
§
e
.1
p	
.
/ \ k /
/
J
f 4
q
$S ^ A /
V,
.
^ ^^ \ / 7
fJ
^
of
f f t f ^	
^..
. E K 2 $/ / / g
» 0 $ o (
.	 .LUv \ ¥ . 	 .°
Ns
MO3AUZ
.VNO d) lava a-
- A001.	 y
N N
N
W-
r^
N N
W W
!j CID
J
N
— W
a x
n yIW
N o
41
e
z^
^ yl
air
A	 W Hy	 W	 r
N	 j
i
f ~ .
++ N +
AlI 
cl
N ^
W^
l y
/ N
r^
N V
W
t
---^ or
W
N'd
W Q
Y
W_
N
W U^N,
W	 '
/ N v
a
N ^
ON h ^.+
a
^ ^ IN`W
V
Nd t
W QI
H
T
Z ^ K^
r ^
d
W
A
7 W
zar
y
v 
C 
aV
W W	 (-
J Q
S^ u	 A()	 W
Z ! Z
W
J Q `JW	 ^
Ol
a
0 W ^ N
o G
J y'OC ►yV-1	 C^a
.: A N "nW
w t
Z c
i
i
e
i
i
1
1
1
1
1
1
1
1{
^^ i
(V N U
U11 W
^ d ^^ w
	 M
'" 
N of * e	 ^v^
83 N	
n d
VvVZW
J^Ahlj
f
 ills
N
NW ti1
v ,_
I
4i
I ^./LA
41W n
U	 N	 / ` <1
i
D
	
N	 N	 1 .
N y ^ Uk
to	
a	 I
n O N	 N
N N	 ^ c3 	 OLI	
N	 I
^	 M
_	 IJ
J
.y
Iv
^^	 tv
'^	 N
r
'^	 11	 N
0NNr
NN
♦ 	 - _	
O	
a
or
^	 O	 y
aY
N
Y	 d
'	
fY
40
N r^
v
Na
NNN
W ul
nN
N ^IpJ
1<
O toN N
N N
WW
1./
4
^ VNN
N N
W W^
Na
N N
W W
^4
J ^
ID W
	 .
Z
0t r
^5
Q 1	 ^ I
`- 3 '	 o,
^ oV
4
r; a Z_
u^
.	 go
O
t;
J
A1
l^
7
U,
111
J
s r' I
U
^' S W FJ
z ra
N P
LL LL^ y
W
J N N .vIv	 ...
I
w N u ^,
lJ
N
O'
tU
(1 0'
'O
1-:0O00
a_
Ta
N
O
O
Do
N
N	 n
lJ	 -fJ
u<
1.
O
o.
N	 D(
(Y
U V
CIC
of
J
O	 -N
n.
0. i
t
^ p
cZ
Q
^ u
a
t
r
4
LL
7
* L&
At
tj
^ W
	
44
J i) Q
^ 7 ^
	
oil'► 	 Z 	1
i
N
o
<^	 W
J	 ^^
t	 li	 W
W °^ 1 Z Z
W	 L
^ Z ^ A O
	
qC ^ LL	 U
N	 16
uJ
r
u
Q
04	
^, 3 = 1
^ N
N W 1
W 1
h
N	 d
N
n ^	 ^
^ ^ V
IN
WQ
I-
^n
O	 r
N ^_
	
o	 ^
^` to
N `
v
dO p	 r^
W ^
	 11
`q F+
N >
N
	
'' 1 ;	 N
^ NN
W
tot
N
t
'"
CI R cot,0 §
x
r- u
tQ	 j
x
N
^D
N ^
+D
N$ aU u
^g
H	 ^Q1
^	 6u
,pe^ Vk	 U..
...	
q
^ ^ ^	 ^^}
^^
F
N
u^ ^	 ,; x w
^
All
0
Nd N 
N
"
p^ N
O ti
^,/	 N •# LL U q
! V
GoY ., 4 InO .. LtJ	 W N
CW
Z
tn
rdll^
Ina
o`^
.,
'^ —^^W
N d
	
C9
I m^ -
N.^  N
 6 ; N
tig
N ^^
N `^ d4N
0
IA kc
^`
p1^ N a h W
r
=
aZN ^'¢
m
NZ
 
aquL. N °vo Q4 M w Nd ^ N
J
IL
.^•	 NO
O	 v°
2
s
^^-
4- m a
v. N
^N
I
= o ^ ;_
3
i^
Ny
c7N (j"	 ON$V NN Vv Q5a
Q
ar N
LL
I' m t
	 N— M^F
g Y 0d	 Ol N oNt
No N^ ^._^
0e _ pt v
N
^..
-QC Ly N N
W^
¢= ^
^^
Ql.r
mw
I^
n^id
Y
h
(d^
aN^•
i
IY ^
y0 V =
^.
Ql ^'
N N
W
d' V
p
NO Nu.
	
V11. r Q1
rJ (—_ J
+`I.	 ail`
(11 %9 NN 0! a V O t9 z
Z
&
m N
^^	 _.. N.
-
N N
Z
4
3N N
t? N
 N
%. 0p^^ = o N ^'
N
dN
V S Vf ^O• VH,,.
N^
d^o
N	 H$
^^
s<
Na
U^
,,^NO
^a
N
apl
NtuQ 
CC
^g ^0^
N	
a N °`
	 ^I^'
N	
N N N N N	 N
W W W W W
NO
W	 W W
N
w	 i,J	 W W W W W.	 W
o Q d Q Q
N:
^M	 Q
{I	 N
A
C4I
^	 ^
0%
+I	 F
y
^
IL IJ
^"
0^
s	 N
J	 LLN N N
Nw	 N A^Fd'' A^ Oi (J a_ "N	 N Q
uj
a	 a a
I
w	 w o
^-
of u
u;1^1=
$
tn
^^j
^	 I
S^
i
a•
u;
t
W
0^ z
^r
r
Z Q
r -'a
Z ^
al^r
Z ^'
it
^r
Fo 0
n
U
O
r
U o
0
i
2	 ra rY
h
u
N W
C^ W N N
O o r w wN
w 9 U A
uiW w pl0
O
--907.D_
600bf'. L b5 b
^i ! Zca
013
OOL advo9
^^ A^mZhh6^
i
r0
O}	 O
^	
N
Cr
N
a^
a'
r
of
u
a
w
r
z
of
a
ZQ
0
n
,^ d
o w^
J
n
pr 2 ^
u ►' w g
N j W pZ c7 N
OJ °zu a d
A
A Q
c7O N
m
r
^ ^d^ ^W LLa
3
r ^
rfl LL
o
r-
w
_C N A PLti
A U N
LL
rfl W
J
Q Zp c0 > n r
^ 
I
cD O z
AA
*
m z h
YII
Z
o Z g
Z
jUv qLL 	 Ln loo cV F
ZW Q
J j D
2
Z
W
Z
owi^QV)40
°
°a
tjW CJ J LiI u
a c1 O
J'	 ^
J
q)Q Q
C
_ N Kl d
w
r•
OZ
i
i
s
i
i
i
i
t
s
i
s
1^  ^
0 0*
N ryM N
t'
I
G
t
e"rz cn Y	 ai
Nh	 Oat
N	 ._^Ip
w	 IL,h	
!^c ii^o^ 	a jNNC9'
	
O
	
u 
O'
	 A	 W	 r
1	 VN N	 Ns
	
+
	
©	 N W Vi I
V^ lU µOf	 N	
Of	
,U.	
dG	 ;
V^	
oy v
	 N^^ v ^v
al	 N ri °° N A F 8 
h
NIS	 -1
	
O.	 8 V tJ N	 O
^m u
	
aN	
v '
aNC
	
W
tir 
1 
v LJ
) K1	 to	 zN 
,O 0 N ^r':to _^	 OLLp t+
ON	
.N O,
d NO	 S^	
vn CN1, ^c1 N^
	
p
	
f^1	 W JU I
^^ cJ^	
Ott	 Nt	
o^	
„'	 N T A N
	 OY	 ON	 1()
s
r,	 wv^ oc ^
ton
	
2 ►+• 
Z 
e 
d	 W^	 I
(^ r tn.	 0
1	 O	 r+tnA ow
OZ u A	 r W z N O NO
W	 ^>ulz N
I'	 W W	 N 118, ?
	
u W	 `^ K1 W
	
W	 N	 rr	
/^	 Q I'	 d
{t	 > >	 W	 JwV	 W	 G^1r1^pV
	
+1A O O?, W
	
.	
J c^ J	 N^
H- ►+^ s
	
of m OW	 s v 4 '^ el	 v.a	
J
,,,	 u 
U ai	
cJ h
	 2 - Ps
	ut w 	 UJ C	 O	 Z	 tu-r O
	yy
	 M
0 i
	
oar'I
	
toW. to
i
rrt
m	 Q
v Z	 ^9N	 N
W	 -^
04
d
40 1
CD
C4
C14
O
M
n
N
W
O
C4
c
of
Q
O
m
Ajr	 m	 QN
1	 a
n
°` w
^ Ill
a^ tjl
w
DJ -
Q 1
> W
Q
F O
Z N
W ^D2 ^o
o m
d tl
A ^ U
W
F-
^ ^ O
O
^ U
3
J^	 Ca
!^ W
Z s
Z ^
O
0 ofF Q
O ,^U
N
W
r
u
u
a
i
0
ow
2	 ^
vt•
LL
La
La
11 I
y^
^Z
W
Z
U N
Ln	 Z
I ` V
u7 •
v^o
r:
3
N
OZ G
w
w w
W	 ►- r
_	 c,
F r- i
v N ^2
Ul
v Q j
J, u1 A h 
fn
Y ^ w
1t
Z
d I	
In
J	 in
1'	 Z r N
w ILLJ	 zZ	 U N
C3	 Y
ILx
	 P Wo LL E-
LL Q Y
O
J to	 m
d
_ N M
W
F'
Z
s ^^N ^ Z
W l
^	 A
W
ui
goy LL `F
ZN -
sOv = d LL	 A
W
L	
N LL
LL.
Ol
0
O
a	 ^ ^
	
2	 I	 ^ h
	
1 V g ^ 	 LL	 I	 g fN _
'	 N
W
1	 N Z
	
h	 1(y Z
A ^N
I	 LL ,e L^— U
D N	 rY	 &^ Y	 1	 M h
	
N	 p
501	 rd 1)
^Q,	 N s	 $ a^	 I r	 LL O N ^-
_	 -	 J
^JJ	 NCI'	 I	 w	 H
u U
,n lk ,,	 T	 ~
	
c,O	 J^ ^^i	 ^^ 1	 W I	 N N OC
N	
^ 1, J,	 r•	
^:^` ^^^'	 I	 W tii ^
CY
	
u	
oe
p Y	 1 I	 LL p I	 O
I
NN
	
N S	 Iti	 "I'.	 (V rryiY a	LL 	 NLL
I	 '
N ..,	
N y
19
_^	 I
Is	 E
m o
a a v
_
^ 0
1^ = w 
L  uJ < <±- w
_	 ^ LL.
,u M Z
LL
4
N ^
v
N
LL
z
W
zA
^z
_w
V
ti
LL
1	 Z
^I
I—i	 r
t I 9
s
W W I,
u
I
ej l ' 
I !
I W o
d'.?
o
',^` I i1-K
6V
t`
Z
,r
4
W^
F-
O
OL
LL
r
Li
A
W
a
De
Z
i
i
i
sii
i
„a S
r M- _ —14
a p Q
t ^ N
N
It
Of 
v V
I
W
H
I I '	 2
O
U
^o O
I o
i	 a
Ni
tl^I
Z
Z
^l
D
W
b
A
^ Q
P
t J
a:) Q
_o
$3
"I
Q0
c1^ 
^I
•`
r ^'
r'
^Ii
Zi
O
U
J^
t
^	
QI
f
0 #	 LJ 
u
p^
^..{^^.	 Q C9 IL
ae $ Wvi^
11
e
^ a	 K!
s
= Ni
r 0 - + h
^
m W
vW
Z JaQdQ
1m
N ^ Ln
C
Cni
i	 HI
n
"o
. N O
Nl
H'
J
LL ^i =
Z, o!I cf^
i
_T
h
One)in M
I t
r d
^
^II
^^ a o
1	 ^J	 I
f r	 `/-
1
1
^a
r
, o ^^Yavr
rsJ I Jie^" r<a
O
A^
r
f
W	 o o "
608
OltW^ z zr 
LA. O
	
..
S y
^ 3
r 
M Q002
LU
^ I	 z z r
^i
Z ^
v	 on
F-	 Z 7 N
0K
of
N
41
Ui
f
I
h
111. cd1I ` d
Z
I
h
I
i
i
I^
-L
r
it
u
r
I
rIL
A
W
,,, F J
A W_	 N
r	 = r,
r ^,N
1 1
Y	 ^- 1
I
i
au
-
1O
r r-- y NV^^ in
u A
oaQ
H (3
^ O
aU-
d
r
H
wJ
Y
O
Q
W
	
r 'I
	
ll^	
1^
	
V, Q
	 j	 N	 u_r
3
_j z G	 fl	 H
w ^' a	 Ir. Q	 ;r
-il	 ; ID
I	 Z N I	 t .r	 W Z
2	 "N1 N
	
^ 11 I	 J ^ l^	 1	 ^ Y'	 Z	 WQ	 d)	 I	
O 7 
a A'
Ot	 ZIJ	 r1
T
VI J •	 u 4	 i H
N	 9 Z n
	
Of ^. ^	 ^	 QI U ^'
	 Ir N Q ..
>t 
	
h	
^
^n11	 U
I
In d 	'^'j
	
1	 t^ W	 W1	 1	 Z
	
O	
O
	
r	 O
	
u ^
	d In	 ^ Q	 h m ^'
1 ...JW-- — -	 1^'	 a of >	 v ►a-
	
nl d	 ki p
	
m 4_	 N	 ®	 ICj1 ,v o^ Q
	
ad °
	
d l	 d,	 r	 (3	 1 ^-	 C7 ` C9	 0!fn o z N 	 v z	 2 a
^
N	 Cd u	 N	 •	 11 1 ^ l7 ^ ^
c" ^ 3 3 .•N	 1	 1+1 J	 A	 W 1L
p
e	 d	 ^'•	 1	 W Q Z	 A
en	 onIv
0 	Li
9	 d%	 (1 O	 YW1	 ?
in Go M
NI	 1•^	 ^In
I	
N	 If1	 d
W	 W	 W	 I	 W	 W	 W W, ) 	 	 Wa
W	 h	 ^I	 s	 °	 Z
yF-	 t7l ^^
	 a'	 +P	 +	 1	 4	 { I	 q^.	 Q
a	
I	 VI	 p	 P
a
4	 a	 a	 ^ u
rNi"
A —
W ^ Id
R. Y
a,.
tn
in
A
N V ♦ U —
N
In
= 4 N
of ^
10 ♦
	
I ^	 I
AfN	 ^	 I
AN
h Y
60:
II
1
^V	
1
OI`4:^
NNQ14
•
rzUW
I ^^
o!
0
e6
t
1
1
p'	 ^► `	 ^^	 y 	 I:_	 i
Jolt
m
rf
 A
f
fi r+ f	 1
e +	 tir	 ^	 ^	 ^'++	 it0
	
\	 a
M	 ~p	 =i
0
o	 aV
^	
II
•	
i^
01
i
^ ^	 V
^ W	
4Y	
^	 C
S^	 W	 V
3i
4	 m	 U	 D	 t:l	 G,	 C7	 =	 ,-	 ^
z
a
co u
3
	
—	 L, z
L	 y
\	 ^	 111 W
W ?
o	
81
'	 0	 0 '04 SM 'n c	 T 'n T
	
W	 W; W Y W W
Q
MOM
1'CliMT FRAY$ i
T
.ra •
	t
G	 ^
! °!O t
I	 I
1
	
iEm -SOS
	
1
.^	 1
I
IF !02
- . -t _ t 7
-
+2.SVO^—__
N34>2
INR 517 I	 I
e	 !	 fo
II
I	 1
1a
es
S2
NOTE.
1.) DASHED CIRCUIT IS ON FAR 100 901 _ DOW
2) ALL COMPONENTS ARE MOUNTED ON S1
FAR S IDE_ OF_50ARR
Si q! INDICATES PLATID TMRU HOLES a
FADS TO SE SOLDlRED ON BOTH
SIDES OF 6OARD.
^) INTERCONHfCTIMr. WIRE SETWEWN
POA,RDS IS <KT 7367 (,012601A.)
MP4 RAYCHEM CORP. RED`,Y rhOD CITY, CAUI
S) SEE DWCa, NQ C-5S66-300-11 FOR
i
/ /	 ^io 9 d 7O^fl1NT
N 3,0 1
^^^^ / /	 SN1t SIB
FROM WWI
 / /	 S 4 ^ t
O
c^i[^IJN O I
I
^	 1
i	 ^ \
I SL	
—
rT1	 II1
_	 I
Pori* ►r nh6de )-.I.-
r
.^•	 --
n
	
Q o	 s
I R,04
	
^—	 AS *I I
1
	
c sos ^-	 t 54 2	 I
\	 ^	 1
!	 n n	 n	 I
iI	 ^^	 ,I	 11	 i,	 r'i
	
J^--T- v-,	
-	 =v =^ -L
	
t	 I	 '
E	 I	 I	 I	 '	 I
^- -
	 »- -rte.. - t- - I - - t - - •I - - -
c Ro .. - ^I -R' SOS T 1-RS07 -R got R
	
I	 I	 I	 I	 ^
I	 I	 I
	
I	 I	 I	 I	 t
	
t	 1
I	 /	 I
I
1}' rAoe I R so• I
I	 I
I	 I
I	 I	 I
^	 a
^
# I
t
1 cRsotli
-Tr1--T-J
MAPJNWR P•C COMPOW§NT A'466 VM-F SOAR
STANFORD RESEARCH MISTIME pS1« 300 -MM FANL CAP.
I	 I
T0
(F) c^
"%WN6oW M.0 ;III
(D
68
57
on
44
— z
A-j
3f
IOLDOUr FRAa^.
G
0
-390
99
••
	 9	 1.	 WIRO 68^D Lij
e^N
S%
5- ►
	 I E A
so
	 SN SIOA	 SNSIO
7	 a	 Ij so
—T,
Y
2 	 WC c
vt
k 0IDWT FRA&Z
"W
i
J
NOTEa ^
1) DASHED CIRCUIT IS ON FAR SIDE OF HOARD
2) t INDICATES PLATED THRU. HOLES, AND PADS
TO BE SOLDERED GN BOTH SIDES OF BOARC.
S.) INTERCONIJECTINC. WIRE b*TW*EN lb ARD• *7UMPER7
IS EKT 736T (,0124 DIA.) MFq. RAYCHEM CORP.
REDWOOD CIYY CALIF.
4) DASNED SUMPERS OWE" DOARD ONLY
S.) SEFF DWy. N° C • 59 6_ 6-3 '>O - M FOR INTERCONNECTING.
AmlkE
I,	 1
I^
II
i
i	 I
► I
I	 I
I	 I
I!^I
I,	 I
li	 I
I
I ^^
I	 I
I	 ^
I	 ^
Or WIRIN4 BETWEEN BG ♦QDS.
6) S4 AND S9 ARE 140T USED ON iA" DOARD ONLY.
D.	 LL MARINER PC. COMPONENT ASS'Y
"KTVRU. "E" BOARDS
STANFORD RESEARCH INSTITUTE
CAW. D 5966 -300 -1'.!
7
^b
r^
I
r- #
-
\I
I1
1
/ I CR3I
I
I
1'u
n
I
I
I	 I
5 I CR904
I
I	 I
I	 I
I	 I
J.—'_J
I
v^
FOLDOUT TM" I
I
ALFA-'s f ,0
I^
1	 1
+12v	 r- - - - - - ^
Q 	 1
C 306	 I	 (	 1
I	 1\
E Doe
	
0	
I	 1	 I	 I
	C- =a	 R312	 _7	 I	 I
	
I	 I	 I
sill	 I	 —1	 ^_^ J
•Osv
	
R311
	 7	 1
	I 	 1
r>^aAi swlir i 	^ =^	 Q 310-_ - - k ^
	
\	 C305
^ - 3N17T - ^	 ^	 I	 6	 X305
AA^nrAA au..V+ ^	 ^+: i
L	 ^`\	 i 
C
R
V'A---^
o	 _ __ _^	
R919-—^
	 O\\	 I	 I	 1 ^`	 N	 1r.
	
TO PIN 10	 _	 \	 \\
-^f	 I 13) Q310	 nn N 301
	
N801 !N^^!.	 `,	
^,	
— —	 SQ 5 17
02^R3 I	 ^ \	 I	 ^C\	 ^	 N	 r
	
gitCilJND
	
I	 l ^	 F-- '	 ^ 	 iC`	 )	
NC	
^	 -^
met
M-G
J
A
vl^G
4
Ili
MARINER PC C(>Pr7NFNT A'51iY
'<W BOARD
STANFORD RESEARCH INSTITUTE
MPW .	 CAM. D-sxe-3oo i
r_	 T_ - -	
-
I
	
r	 ^
	
. I	 I
T_	 -^
I
	
' B	 i Ca 3	 CR3k
	
-	 I	 I
I	 I	 I
^	 I
	
I	 1	 it	 J
NOTE:
I.) ALL COMPONENTS MOUNTED ON FAR SIDE OF boARn,
2)+ INDICATES PLATED THRU HOLES, $- PADS TO BE
SOLDERED ON BOTH SIDES OF BOARD•
3.) DASHED CIRCUIT Ig ON FAR SIDE_O1' 50AR0.
4.^ INTE;kCONNECTINg WIRINfy OCTWEEN 6OAQD S IS
FKT '15067 MFO RAYCHEM CORP., REDWIOOD CITY, CALIF.
5.) SEE DW6. NR C-5466-30o-I4 FoR INTERCoNNE,-_riw
WIRING BETWEEN BOARDS.
^s
IFO LDS rwa I
TO PIN 4
SP	 0
W302 BD.'F*'
Ll
 3 14
97	 ()
0, ^2
To + 3 v F , su.
ss
I	 130 E
54	 0
ITO PIN 6
I 1 50
To ffmir
52	 0
*1^-r==4 -1-ov
I	 GROUND
sl	 I	 0
C: --3	 R3 21
C
0309
IE
	
c :::.I	
d+
T so
Q 317	 508
E
	
L	 2Z
	
r	 I	 11c
	
B	
I
C308
WSIS
I c R -alo 5 1 0307 i i
I
R314	 8	 1
JL
-j CR 30(0
	F	
u
I	 I	 i
L
NNI
M-t
-,Mt)gx r",
T
I
C - ==^	 R32
IL -
	 - - -- - J
T501	 I
_L
L IN8lRT T601 AS BROWN
A.-lPCiXY CiMFNT IN PLACE,
ALL AROUND GOTH SIDES
(T301 MOUNTINC4 DETAIL,
------------ i
C 30'^
III
I
	 4
I
I
E_
1
NOTE
I) ALL COMPONENTS MOUNTED ON FAR SIDE OF 60ARD.
2.) SEE ABOVE DETAIL FOR MT&. T501 TR,ANSFORMEk.
-J.) INTE_RCONNECTIN4 WIRINCq BETWEEN BOARDS IS EKT 736T
(.0126 DIA.) MFCa RAYCHEM CORP. REDWOOD CITY, CALIF.
-4,) 5WE DWCq, C-5966--JOO-14 FOR INTERCONNGCTINCq WIRINCA
O F_ PtQ A 4a r)
ISSU! DATE	 RGVISIoN-!	 AP 
A II- 1O UIDERTiD CRS06 BETWERN Wt.OP Q!O'1 + COL. OF Q3oe—ij,A ftftw%.
Is
"" MARINER PC COMPONSNT AS&.
1^" DoARDcm
STANFORD RES UCH INSTITUTE
rw .	 UW. o 5966 Soo- to A
00
•
1
___	 a WV
^I	 •	 Jro
t.
s
V
d
W
i
i
r
rQ	 T o'
•
t^	 •y^	
J W O
C1	 V	 O	 N	 3 (	 Y.
s	 Q got
ti	 I	 o
I	 V	 ^	 W^'W
V	 V
JQ
r	 IZ	 '
W	 I
zQ
Q
»lp
J Q'
r
`1 N
	
d	
^,	 < u
s W	 ujN	 ^	 W	 W
N	 ,Om	 V Z
le
g	 m	 v	 . m	 ^	
e°	
a,	
^
W
g
u m	
LLO
s	 :^ tv	 _ =	 1
ccl
m
T^	 I +of
r	 ^	 _ 41
f- 
v	
J	 ,^
pN O 
O ^
W ♦ O
+ t Y
W W W W
^ N
1
^I
I N
• /1
rl
W
O ^ s
^ 1il o
>I
v	 U `^ 91
I
'^ ^ ^^,^ W	 N r ^	 Q
Q v i'r11	 ^^Y } NO	 sn
^
l
b I • y+! A!	 r,l
n	 ^	 f
N
J I	 OC tr ^	 r^
a (^
N	 b b ^ W>SO
	 W +
td t 1 ^^	 ' N
u
w	 ^	 n ^	 . ^	 a	 ot2	 Mh
Q	 N	 \	 ^ ^ O
	
—.	 s
N
°`	 •N	 Ys SidW v o/O
N ♦ d Nj
.Yw
poe r ^g
^
4 T
O
J
2
+_ ^
^
h
rJ
Q
W
r1
f
^ Iln
^
,Op
+
ri$ nTtl
♦
W W
v
w
r
..9 oil
W
AW N
H,,. ,	 F	 II' i i ^
d
W
J
	
Y	 3
N h
	
0(N	 1r1
113V1 4 t1
W
W
W
w	 c+
N + QJ =
Y +	 =	 y	 11	 N+	 ^	 in
f ^	 d^.'
	
^^	 T	 III	 H,.' I	 + I	 ^	 •	 OY^"	 m W	 y	 __
,^N< Q fn O N	 A fit	 Y	 O SJ
.#llttiv
tj	 J ay N d^ v
or	
NOPN
•	 NO / 7
tlf .o
	
Z	 h
_o e	 OO	 fwi
+ q	
^ TV 	f
win
Z
IF
,
iLi
 J4'	
o	
F s	 w W	 W'
V I	
F.	 v z	 I	 Z	 ] ^ J 7 r` 7
z 
W
Z	 > h Oi	 ^' W 4 f	 j F fJ
EEL- I	 W Y 11	 d T f W t Z1 
H	 -- --	 --	 e h d	 n W U N ad Z JI f i Wi	 to
	
-	 N	 00 a
	
1	 Of
	
a	 ^ 0 + h	 ^ W Y w* 3 >
 W d Q W
	
>x	 N N n
	
f N	 a N N N	 U w h r/ W ♦ ^ Q ^,
	
(j	Y 	 `
`	 r-	 Q r	 r	 F4	 u
`	
9	 $	
a	 f #	 <	 a
	
w	 W N	
_	
N MI
.;	 NI -^	 WZ
a
> NO
1	 I
r^ 4
oc
^ 20)wu
Nbt
^	 #n
	 --_
Ot
W
09	
J I /t
LL
2
- ^	 r
sIL
~	 -	 OC
—	 ; O
Q
S
wd
9
^ N ^
O ►' Wago
za z
W
w_ 
r
'D v
Ui ki
N
vi
77^1I_^IlI_ '
1^2f`vW^ald 1822
X21V4tv0J3S
g	
-
Z	 l.avw^ba 1622
Z
co l03 Q
Q
dw z
(I a
J >
Q
X
W
Z f
c
I
O
d
^D
W
wg
g
0
)--
vi
Z
160 uj
00r
4 ^ ^
X Oil
r
AW
uaQwmocc
LNr W
a-
V L Q LL
a Q
ih
W
r JQ^1
^^
m
uJ ► M	 Q d F_
F
w Ot —n xWw tUj
Y^ A W
	
D
v
Q9 W Q
_	 ^
n
o[1 +M, 3
W
Z Q^ pf	 ^''Z d
r m -i
v
Q -
a
tJ W
^
U
^
lL
W
r
O
d
m
It
f J
LL
LL
_h \
_gyp 
1h
P
A
 o wJ
wLL
_^ Z y ^o
O_ Q
_ N r J Q
LJ	 h2 ^ Q
A^
a 59
,Zn 3 w
1
1
(\\ I
QN
^^ w t
r N
W4
I),
r
:gW
°' ra^
Co
UJ
^
oe
W
v u!
Ir	 r
a
^s
r,f
d	 lo;
zWg
I0VU
0
^ N
rwi
Q
^[	 V
v
0lu
•
0
0
W
W
W
n
JQ
h
WO
Z 0
O rd
O
r U
U Q
,]L
Y'
WO
W
Oz
M
'r	 -
I
—9w
•!I1
loop
1
too
Cwt
iiiii
i
..SL. RQC dc^^^w.Ts
^GM ",4 SOO 6E6r,ES
SOO- Z Vc0 E 4th MIXER CO M p oNE NT a.SSEMBLY
TRw DwG Zi 64.?5
l
i FOLDpt'r b•Rtxg i
1:164P1
rsor
.,
1 / .VP,
Dwotl^^ ► 1
T rl ► a
nl•
3.1 I
T-' C - C0901
►T4 2219 05 OA
I
t
100•
1	 0 ^r
CTS 22 19
A 70 ►
10011
Isot
FPS-111 —IF!
5303
snol
%6	 k%$ Ic5cs
1501
21•.•0
cal•
t
• 1
„^c !Ile
oleo	 O.)c
'1^[1,	 •:	 (90,	 (SCI	 1,706,
=AL iii i t ^^	 F
c^oz	 °''o	 R150 	 a-)aroc•	 100	 , 00
(x, r .^^ coo•
T
is
	
III
	 4
cs04	 ^r
,. ALL ► iS`'S[O@ vh`^iE`e I►.^	 7.ur>>TpJ.^^1"^•
S. 1. 0-	 TOQ• AlliI.Ct •OI'„►F ZOUvOLT
^i ir-LkAk - eE fLiCrED
'T	 -M'br
1. VtcC6M*,iCE
	
211:033
1
r	 1	 500-1	 VCO	 4TH MIXE R SC
Ilk
7 50 r	 l
170	
6./uu'
Ll Y^j ^OOv
. is vc4 ►
ST•Nrr2D0 
SC 1j, ► .r
F
(.554
»uur
^Oov
it's
,a.27n
?1 a w(
xov 1
'105
cesr
5.tuvSoo v	 ► o
^	 I l^e•^y
•	 I^	 3 osl ►
4.19or tc
e l l l l	 1l.or
^,^RI	
c»e
u sw.
Irsol
0132'.
LOCK
6'SM cwlj ,Q-1e	 LC54l
1. 1	 tr
r
»t
1 L
G 50•
watt
C9!!
	 971
i Auto
'^O	
^o
VIJ t Y	 f
uWo ^)•
taw	 ^^„
SON
NEMATIC , TRW DWG. 217976
I4
-- f N
/F.	 IL -
i
Csf
cw
c"
tar
106
a
FAR S/DE
PA
AI
PISA	 P,4 A
	
j' TI	 ^{{	 COMP	 NOT LNOMN
!
I`
^^
	 (W^
^^
-	 el	 ,,f	 AR[ 
OMITTE
I7T[G Foy CtAQIIY
0914	
"LOS'
7w, IcA1. CAII.t	 O[orNJ rA[ c A r/OA,
s I•t ACAf
raw
C[J -	 C/o
/a OvgNr3 :/O^ SNOWh
AA[ yI /rrZD La C( AA/rr
6^0- Z ^ROt.IT END , COMPONIENT A,SSY , TRW DWG ZIG401
l
II
1	
rA
I
^	 "l
I	 /
J
J
D
J
i
I
T
FOI^1♦ 
FRS ^, I
	
r ^^^KM^^Fi^..1.:,
1605
0614 0605 r1045r
20 Srt0 1
c60'
P'	
0602
AI IN^T 19IOOV	 rNt6S7
/tf.1 YC
2 .
Aso 5 T6ot
1
606
1.0244E
f-
2-0246 P609 (.6191.001
45OOV
rw
(C6o t	 ( 6'0 toots r
0602	 C6013	 C60s owc 6bUS CW	 16,0 (615 A6n Cb21 C6.1 c6n pb^s
5.911(	 470
	
470	 M 4H 4
	
47S M 4.751( 470 2100 / ♦7 Sto0v	 100V 2000 200V (616 2000 200v
644
1000
to0v
4, rua -__but
4 1: v ♦ 1 tv
—
(1.0 (643 C605^— C6^2	 C64e1000 61 060	
_ +'19	 109V 0604 ^C IOOV 06051100t00v
"I'll
'UOV R01 S 720 1 S 7201
.
1601 T605 T610
110215 Tel f612210 t41 116411 2164 iz 216115 1
0 601 5	 0606	 pboo Ai,2 062N . ...1t 06,6 6♦•
s75 ♦ ►^	 1A0- 	 175 4.751 IAC11	 475 4.751 7
n
10ov
C606 C 61 C6
< 606 645
(604 1000 1 C615	 (617 1000 AU
1602 470
zoo I	X000	 100
z0ov	 200v
nc.v
1.624 C6T7
A,,	 7
I
C62r
1ppp
200v
1611 12UN ♦ 	 v
2J0v 2.006071 `614 1000
200V
2100
)00v
2700
zo(v
♦ SV
C6T5
100J _ ,,
C641 Ci12 1♦ 12 v
T1W
TOW 1000200V —^
1b65
1000
T OOv i
A619	 C6644 75
	
	 T 1000
200v
	
p its	 0655	 C
	
5.011	 1000	 2.001(
200V
♦ 	 2
T615
PT	 C64s 1A(06	 216414	 T615
P! INPUT	 z/	 2N2t51	 I	 5	
060:1	 216116
1 B.9YC
	
^~—	 5u	 1	
57)01
_	 C655	 4
Ebel	 ^bCL _
	
200Y2	 T614
116415
Cb49I
I	 '
	P624 CM2I	 P6z5 0626	 (NS	 P(n27	 0619 C(o40
1000	 475 1ooC	 %IIK ♦ IS	 1000	 475	 657 619 140	 420ov	 TOW	 200v	 1000
IoW
1	 C6d	 C654	 C656	 C(i5/	 P650
IWO	 IOW	 —	 1000	 2100	 475
zoov	 told	 zoov	 2oov
	
12 v	
C659
2,30
	
♦ 5 v	 TOOV
600—I FRONT END, SCHEMA- 'C,TRW DWG. 217970
i
low
-^^
s
poft
1
VII•
f !G^` -1 ^ / AMIl1/ I(^
/\	 0^0 2 I 1^ I iC A I[ ^
[10[
00V	 G6Os
s ROI
Tel•	 T612 ( 66YP 1!A0100 zoo 	 TAO'
/
VOLT. COMT OsC
OM4 21Il T2
I6!16
016A
CAIA	 \^ 2 I.F. ANINCIIICP
/)	 Dw42iT^1•
CA9Lf B
1015
Q vw C: A11L.X GA.P'AC ".L£C , C V 02 , C (.0(., r-
	
	 G r.
C(^N, •.ND 0426	 C 1-14 1 1UF,ICIOO ^;O i_TfT
vC^^SO9
. k^ ^lSbl«o¢ vA.^uES ^.,¢ ..1 cT... ,s, Io w,t 1•/A
.^^. ^. GA.PVL r-,TC){Z VA-Ljrs ^IZQ 1 44 U".
^. ^'t RI2l NCE OQ-w-j -il A.i6`I X21(.401
U, SCHEMATIC,TRW DWG, 2!7970
d
-t
f 70/
I
t	 ^
f
I
!
CCMPOAOC.*S NOT SMOWM QMiTTtO FOR CLIR/TY
rev	 rlY•	 er"	 -a"
— / T/O
Jill♦ 	 J	 ^	 1 ^
	
may, w r
-Jill ACT//[ •
O
+rq. ,n L oy^x	 O I F(	
j^	
t 7o s
Z,'0q
C'OMPON[NTS NOT JMOWA, OMITTED 'OR CL..R/TY r^
0
^-vw	
`fn7l
-700-Z.	 I, F, , C.OMPONEN7 \SSENi SLY I 7RW DWCz 216418
BOIDWT YRAAX `
1110 fro!110450	 rl r0
	
t10•t ► 0po Ir0• rr0^
^rtr'^7
1- 0489 tlo.rl
' EMI Y`^ f ►01 ro! era 1 I to"	 Cm Pat 1	 •
wlrle f0 /^	 P06 110.11 !114
' 1^
$?w 114
	 :	 CF,1 4" Oro!F erFf 1110Ow4
	
11r^rp b 1•w1 • 	 t•4KJ"	 1000
roe•Ili r
1	 r1r1.0 1 F7o1 writ4" r
N __'	 Y Lt  00 v
eh5
C ro l	 RX Lip Orr• Crot	 el0j C ero,	 ( ►1• a Cry 119 e p ic a/1J (rt1	 •/^ Crr!
710	 IF! ).016 .loo .F^ 1 F OO	 •F1 t.0 5.016	 t •r^ t rr00 •1t. 5 .0 , 01 rrGG l/00
tc4v loo. toov at ov ta,v too t4uV roov tGOv
c „l trot^
C ►^ t IGG
r 4•
1 100(r u	 v V 100v--- --
cr4.
Poo
2100
r roc too v
roo V l r0i5 9 UN(101
♦ !v
C rot L r0!A l ur 1eu"100 v	 - l rot
•I FOR OCVN♦12 V
C rob
0 1 ur f I4• roe/r200V l r0•  1G 1^! rJ01 Cur() pro. 1 103" CYlCOUN 5111
1104
f Fur
"0"'.
wllr
7"
: : R pj
t rIG
SItOi
r0
G0V
2I^
0V
15G
11G t • <75^
1o0V brG
r 00V
(/t9 U.16 ehe C 75e w /71I61.4
• 79
0 Up
tWv .1^ •I9 7101/ *	 •I1(rt p/iy (r51 (/!5 !rrc
2()0 l.G16 Oiur 01ur
p71
1610wrO
lure
200v	 (112ccv 100V
r.
c 151 Oluf C r!l	 .Olu1C ► 76AWr ! — — ( r 54	 _!ur
709
I
®
^.N^I,Il AT1C TYf 1G► L_ C (J•_ - ANO - Z I.F. AM ►l. CO..M.'LCTOIZOINT ►1G.►T10►J A6 FA^OVn, L 1
J - 1 AiiE"OL, I kf%LS A: 116 P1 J.A, Ukt'S K "1B r—Mm r G' 1E PISA
dJ - Z /►65.CM!!^T C.^ /W& A 1e6 P*w,CAll,-E 'S' 1I& P.(.O C.J.B,C 'C ' ^e/ P11-•
S ^ l^ C^/7UtS Arm G DA 6 o'ei34•	 Vi.,.!:. ARE 101 o11.n , 5 1^bw , L 1'/
s, P.-L CAIAC I r^Q V^LUG T. ^Ql N LJUF
DAT`^^„`GA~ T`STAPPROK ^^^Y, TO	 iCl_ICC^!'^i u.-EcEefe..rOG oa Awlw,IC^: Asst r2^b ♦ eta•
700 -
C •ell C
I F , SCHEMAT IC , TRW DWG. 217S
rr0S
r,o.r4	
a
( ►222.^
VI
toloo ^ ^y 3,,
♦ r,	 C rt !
1 roo
zoos
c rt•
loot/
T tco
ArU6 2.0442
roe Arr,	 ^	 .S IM ^,^On
cAS z	
i
6?oovIr
t/)6 Arz(,	 0711
pi Ur U1	 4i^
r0(ry /(r !A 11 ^).010 01 U ►loot/ ppLICG UM
CANL
\
C '6'
7
	
uro	 Aro4	 rrw	 ,rll
^o rC r
sr7o1	
arjp t,C4^s	 ur14 r,o4)2	 r
	
s0e 1	 !	 oro r 	 IOOF'
snc^
	
P40	 C r4 ►
	62C	 1	 1	 2	 4	 810	
4 '_1
loov	 _
A 17,
	
Ar14	
"'Al ttt---	
u121
1.G11	 4rS	 4a5	 475 111	 -•
	
crl^!cr4z	 cry!	 cr4s	 Artr C 741
ROM	 200y	 20Gy	
^lu/y 	 !OR z0(/V
c ► !-0
)44	 U	 Di L'r
C u9
	
rota
l rt6	 .0, UP
l40
	
,000M	 ( P46
	
yl)(`V
yt	 ,01 Ur
Cov	 200v
If
L	 _	 _
/ri 6
1 D rV 1
4
I W DWG. 217971
U' 3 A
tee
(^12
t tl^t^
i
cool
@TO	 U `^^
1 
-L- _
ft "*b NI/ 1MIMM
iM tail n/w
800 - I VCO, COMPOt^EN7 ASSEMBLY
TRW DWG Z. G4-Z?-
.r
.,_..,_;^ ^	 ...-.. _..^.:_ ^-mod.•+.•-•^..^.. 	 ^.__--	
.:..
J
f	 Pnimj,T J 'skja I
/"
f oI ► IC tp //	 d^^1
iactiT IND
o..c t 1 't ?0
4
3
Q v^^ -
SF_ECTED AT E-ECTRICAL ZEST
I. "TViM%-.XV DeAa"%-A4: ^.%%,Y 71&422
♦9 v
root
1164;9
VM4W p
Ow6 j1)
i
800-1	 VC-0 ' SCHEMA-TIC, TRH
i
I
DOLDW, t
Loos	 Lo o/
t10119	 4., um	 Cvwl	 CVOW
	
IW 1
	 	 1	
KIh4	 PC IISA
1--nwL
—^ C o
e.6	
Vol?	 Q61e	 4etI so?	 504N
t10N!
	
100	 loop	 IOpn
1	 1605
C61 d)	 C11131 C SS	 ,'&WORD01 u ► 	 OC
1	 1 1.' ^OOV	 100v	 OOV	 C IR(u11Qt
1406
	
1405	 1161!0
	 C 67.
	
110119	 role	 610	 1	 0005	 Tool	 Je0•
	
jj	
1♦ 	 • ► 	 S/101	 '))	 t1^1S1	 S ► t00
	
^S	
1	 SOOV4	
1	 Del ♦ 	 Co!(	 S	 t	 ^^ry 1.0,00
500.0'	 1	 wt^ Ino°v 
(av e))
	 S oiM
	
G.^ 1e9K ^)1	 I M
111 U
pelt
	
(1lIS	 161 C61S	 0611	 Ce54
fS?	 t.Ia	 a	 00	 110001 wyle	
Vo`C'
6te 	 911,10ou►
cot
	 C-15	 ?0()VS S1	 v	 a f S	 NOV1000	 1	 I(
IOOv
Ali v
c611 AIUr?OOv	 .01 IM 10011
(Ml6	 t.e^!C6)1
plur	 Qwr	
.0111	 Z011^r100v	 luov	 -	 C 6.o	 = to0v
A 821
cow 01 ur
,	 were
00105	 Sv
S /tot
C61I
A031	
Alur
	
^o	
c e» 00v
1	 110116
3	 1609
	
90)	 bus
reo11-i	 c6o1
D19A\
141/1 P116
  1 OR- 5
	
V.CJO. IS rOURTM MIXED	 I r AMPL I rl[ A
	
Of II 1)I(p,	 Ow6 ti ► 9 ► 1
CARL[ C
DWG. 217972
(416
Al
1. ►
I t
►^	 oApt
x216443
	
tii	 ®	
...	 ^^r_^
OV47-
--
.fo,
1
II'VCt
	
Fl	 1906_	 --	 r voe
®	 \.	 tell
n111+ ^ ^ ^
	 Ir.	 ^	
v1	
^o
F 914rom
	A-Z REF	 CE OSCILLATOR, COMPOKIL-Wr ASSEMbLY°>OO	 EREN
TRW DWC+ Z164-4b
I
i
I
T	 -
h'Or.D(Aur rye I
I
i1
0,060
( 9905 t 9n5
►To 1219 0901
C 911
Uve 9921C99p
?.a
p ro 1119 iA1,004 (9r►0	 01 u ► 02
A /S	 IOOV -00
( 915OOA/UII oa I1ppMl^ 1 00Y
c910
01 U/-
^t • a	 ^1^9 Cf!•01 UI
0901
Sri 1 ^lOOv
_ !^r	 rp11► K p^	 290•
,7W0 11 r' f 1 ^^ 2 1 	 I644C As1 I A 7901 0901 1 Q90! 1901
f901 116446 ►T. 2119 • ^T^1 •. /UM
1 ! 9 990!
1
bl,
^
/TI 1110
l
"°^
♦ tw• M4i (90^ 1.0011
C9l520 t+9^! 2.UI(W20 8905 C93A w911 0909 (90•110 (W^lu500v 5.1111 C9p1 ► 10 lu r a^^	 top 100 OOv 1y, 1 100 v 01 W p901
500v _ I ( _ IOOv lU0
_
U (90 ►
10O U"
f : 901 (yU1 ( 919 p 901
(IU r lUr .0 1 W 1GOA (905locv wOv 200V ( p1U ►o1 ^ 200Vloot/
1
^% wll ph	 7[l
2901 9 5	 1906 1
♦5 V
To STAMFOAO
oc	 C10001T07
90OA-I REFERENCE OSCILLATOR 5 SCHEMATIC, TRV
I
1A Qwwk rXAM
T1W
216449	 I	 o"A%( uT
o«o tl,^r^
too
fol v
YL —o R)
L904
IOOuI,
a( DI
1 90 1
♦ ItV
I
4.	 belt'S%TbTOIIL V^,%.UQt /sRt . ti CJ 64" ,76W^± I".
3 ^^^_ GAMC %TCXE	 ^e! Iwo uV['
Q 4A,%- Ur& T7 H/_ 3[I.iCTKD
1	 Ak-T E^^.C^^CA^. 'TV.ST
1 I QE^F«►.ICt C^t/wu^4: h1^Y 2 X44 s I
w
F R W DWG. 21 79 74
/0'-
nI
1101
fra4	 LM	 rlr.
X216451
em
	 ^'.	 T
--^
o	 ^.-----
o^ ,	 ^w
^^_	 -.10
t o^J
( 9n
—PION	
.Tg01
f I0/
rRl	 F	 -1^v`,
J^/
C 9	 ^ -
rvov
n
rwI	 rot.
-	 CIS
^Mt f R?S
r ►..^
r9A1	
• , 1
r wof
f1t7I
r7U4
F	 .^
^•
0
o	 ti^i	 1
_	 —^
OJ
,W1 ^ rDN i 7NPl
I
1^
' I
900E -Z
	
PHASE DETEC.TOR, 1 COMPOtN.NT	 ASSEMBLY t
TRW DWG ZI(64tl
1
J
03
l
FOUMT FRW I
R910
LOOK	 3
Cag09	 T909
IT4^1t11
	
2 i6N9
4
I
C A901
P74 •?: 19
U911	 6
LOOK
(915
.r .004 7Ur
1
2GGv
G901
S72G1
C! 11
110 t
r 	(P2 0 2^2.l^J p 90,p 40
w
pyoy	 ^C914
01Ur Alot47^ T2o0V ;co
-1a403  ,0 u ►
LOOK 200V
7901
11(x447
I
Cl16
F 3.0 TO
03.0
P129	 ^93441 UT
i.7.AMPLOfit
	
C^04	 20GV —
DWO 119? 1
C^blt
C °C1
`
^C+3. 3 .jp 3	 511K
'5OOV	 (.901s.^
c 90
.01 U,
1GGv
6090
4 75
,C 910 I0902 .01 us67201 200v
t4G1
2 164 4b
4I b
C9U9
.01 Ur	 A^09 C 4367^xIV	 7:G i U7
IOGVI
,-ri-•,____( 907
IGOUH
09011
11; Or
iGOv
W913
I. f10 K
^PT4.ZVIO
	
Ca903	 t
	
LOOK	 I
,( 919
.GI Uf
?00 v
0 J03 1902i 720 1
Q906
4.7 UM
10.01
w
x911 I1 IC904	 iIC9G3^Q9	 1 , 10	 y 910
4  091 ► 100	 T^ lOV	 100v
AI UFT 090 1200	 ,_ 
--^:00V
1_
S Rto,^ LOOK	 C 909
a u r l .01 UY
zoov
zoovL^
	
wHT	 aH	 YEL
I	 E9G2	 E90^	 E9U6
♦9 v
	
900E- ► 	 PHASE DETECTOR S SCHEMATIC ., TRVV
....^.
Ty04
210425
.--- 
fl;"
er	 ^
wog
C ,,t
6.
r	 --
F Oyu FLAN c
vit $
too	 vin► iOHt BSc
DiMa ti ► 1 ► t
P2C e
CN421?j
.E9^i 1
f 929
► T.0lu
t'oov! L 90)
I00uH
_J 1i 92'.1
T
0. u ►
i00v
1
E90 3
a^2v
4, c.^ G'E.S,S^v^ vA^ UGS AC•E ti O . ^ ►.^S^ —p W ^* I`t.
3, A. L C^P^ac Tom dI\`VES ►
 C C iN LLU.F
'-AL JE To BE 5E+_ECTED
AT ELECTRICAL TEST.
^[E F E4ir.^.►CE OQ.^v.^a.^: I^f^,v Z,V4v3
3 TRW DWG. 2179 ^S	 J
T
